Difference between revisions of "intel/core i5/i5-12600k"

	Edit Values
	Core i5-12600K
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	i5-12600K
Part Number	CM8071504555227,; BX8071512600K,; BXC8071512600K
S-Spec	SRL4T
Market	Desktop
Introduction	October 27, 2021 (announced); November 4, 2021 (launched)
Release Price	$289 (tray); $299 (box)
Shop	Amazon
	General Specs
Family	Core i5
Series	i5-12000
Locked	No
Frequency	3,700 MHz
Turbo Frequency	4,900 MHz
Bus type	DMI 4.0
Bus rate	8 × 16 GT/s
Clock multiplier	37
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Alder Lake, Golden Cove, Gracemont
Core Name	Alder Lake S
Core Family	6
Core Model	151
Core Stepping	C0
Process	Intel 7
Technology	CMOS
Die	215.25 mm²; 20.5 mm × 10.5 mm
MCP	No (1 dies)
Word Size	64 bit
Cores	10
Threads	16
Max Memory	128 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
TDP	125 W
Tjunction	0 °C – 100 °C
	Packaging
Package	FCLGA-1700 (LGA)
Dimension	45.0 mm × 37.5 mm
Contacts	1700
Socket	Socket V

Revision as of 10:43, 3 November 2021

Core i5-12600K is a 64-bit deca-core high-end performance x86 desktop microprocessor introduced by Intel in late 2021. This processor, which is based on the Alder Lake microarchitecture, is manufactured on Intel's Intel 7 process. The i5-12600K is a heterogeneous multicore SoC integrating six big Golden Cove cores along with four small Gracemont cores. The big cores operate at 3.7 GHz with a Turbo Boost frequency of up to 4.9 GHz. The small cores operate at 2.8 GHz with a Turbo Boost frequency of up to 3.6 GHz. This processor has a base power of 125 W and a maximum turbo power of 150 W. This chip supports up to 128 GiB of dual-channel DDR5-4800 memory and incorporates Intel's UHD Graphics 770 IGP operating at 300 MHz with a burst frequency of 1.45 GHz.

The i5-12600KF is an identical version of this chip without integrated graphics.

Cache

Main article: Alder Lake § Cache

This processor features 20 MiB of L3 cache shared among all the big cores and all the small core clusters.

Small Core

Main article: Gracemont § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

384 KiB

393,216 B
0.375 MiB

L1I$	256 KiB 262,144 B 0.25 MiB	4x64 KiB
L1D$	128 KiB 131,072 B 0.125 MiB	4x32 KiB

L2$

2 MiB

2,048 KiB
2,097,152 B
0.00195 GiB

		1x2 MiB

L3$

2 MiB

2,048 KiB
2,097,152 B
0.00195 GiB

		1x2 MiB

Big Core

Main article: Golden Cove § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

480 KiB

491,520 B
0.469 MiB

L1I$	192 KiB 196,608 B 0.188 MiB	6x32 KiB
L1D$	288 KiB 294,912 B 0.281 MiB	6x48 KiB

L2$

7.5 MiB

7,680 KiB
7,864,320 B
0.00732 GiB

		6x1.25 MiB

L3$

18 MiB

18,432 KiB
18,874,368 B
0.0176 GiB

		6x3 MiB

@@ Line 53: / Line 53: @@
 The {{\\|i5-12600KF}} is an identical version of this chip without integrated graphics.
+== Cache ==
+{{main|intel/microarchitectures/alder_lake#Memory_Hierarchy|l1=Alder Lake § Cache}}
+This processor features 20 MiB of [[L3 cache]] shared among all the [[big cores]] and all the [[small core]] clusters.
+=== Small Core ===
+{{main|intel/microarchitectures/gracemont#Memory_Hierarchy|l1=Gracemont § Cache}}
+{{cache size
+|l1 cache=384 KiB
+|l1i cache=256 KiB
+|l1i break=4x64 KiB
+|l1d cache=128 KiB
+|l1d break=4x32 KiB
+|l2 cache=2 MiB
+|l2 break=1x2 MiB
+|l3 cache=2 MiB
+|l3 break=1x2 MiB
+}}
+=== Big Core ===
+{{main|intel/microarchitectures/golden cove#Memory_Hierarchy|l1=Golden Cove § Cache}}
+{{cache size
+|l1 cache=480 KiB
+|l1i cache=192 KiB
+|l1i break=6x32 KiB
+|l1d cache=288 KiB
+|l1d break=6x48 KiB
+|l2 cache=7.5 MiB
+|l2 break=6x1.25 MiB
+|l3 cache=18 MiB
+|l3 break=6x3 MiB
+}}

base frequency	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
bus links	8 +
bus rate	16,000 MT/s (16 GT/s, 16,000,000 kT/s) +
bus type	DMI 4.0 +
clock multiplier	37 +
core count	10 +
core family	6 +
core model	151 +
core name	Alder Lake S +
core stepping	C0 +
designer	Intel +
die area	215.25 mm² (0.334 in², 2.153 cm², 215,250,000 µm²) +
die count	1 +
die length	20.5 mm (2.05 cm, 0.807 in, 20,500 µm) +
die width	10.5 mm (1.05 cm, 0.413 in, 10,500 µm) +
family	Core i5 +
first announced	October 27, 2021 +
first launched	November 4, 2021 +
full page name	intel/core i5/i5-12600k +
has locked clock multiplier	false +
instance of	microprocessor +
is multi-chip package	false +
isa	x86-64 +
isa family	x86 +
ldate	November 4, 2021 +
manufacturer	Intel +
market segment	Desktop +
max cpu count	1 +
max junction temperature	373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory	131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
microarchitecture	Alder Lake +, Golden Cove + and Gracemont +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
model number	i5-12600K +
name	Core i5-12600K +
package	FCLGA-1700 +
part number	CM8071504555227 +, BX8071512600K + and BXC8071512600K +
release price	$ 289.00 (€ 260.10, £ 234.09, ¥ 29,862.37) + and $ 299.00 (€ 269.10, £ 242.19, ¥ 30,895.67) +
release price (box)	$ 299.00 (€ 269.10, £ 242.19, ¥ 30,895.67) +
release price (tray)	$ 289.00 (€ 260.10, £ 234.09, ¥ 29,862.37) +
s-spec	SRL4T +
series	i5-12000 +
smp max ways	1 +
socket	Socket V +
tdp	125 W (125,000 mW, 0.168 hp, 0.125 kW) +
technology	CMOS +
thread count	16 +
turbo frequency	4,900 MHz (4.9 GHz, 4,900,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Revision as of 10:43, 3 November 2021

Cache

Small Core

Big Core