Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/golden cove"
| Line 21: | Line 21: | ||
== Process Technology == | == Process Technology == | ||
| − | Intel has confirmed that the Golden Cove architecture will be fabricated on their [[10 nm process]]. | + | Intel has confirmed that the Golden Cove architecture will be fabricated on their [[10 nm process]] (10 nm Enhanced SuperFin (ESF)). |
== Architecture == | == Architecture == | ||
Revision as of 08:20, 11 March 2021
| Edit Values | |
| Golden Cove µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2H 2021 |
| Process | 10nm |
| Instructions | |
| ISA | x86-64 |
| Cores | |
| Core Names | Alder Lake |
| Succession | |
Golden Cove is the successor to Willow Cove, a high-performance 10 nm x86 core microarchitecture designed by Intel for an array of server and client products, including Granite Rapids(server) and Alder Lake(client).
Contents
History
Golden Cove was originally unveiled by Intel at their 2018 architecture day. Golden Cove is intended to succeed Willow Cove in the 2021 timeframe.
Process Technology
Intel has confirmed that the Golden Cove architecture will be fabricated on their 10 nm process (10 nm Enhanced SuperFin (ESF)).
Architecture
Key changes from Willow Cove
- Performance improvements
- Strong IPC improvement
- AI workload improvement
- Network/5G performance improvements
- New security features
This list is incomplete; you can help by expanding it.
Bibliography
- Intel Architecture Day 2018, December 11, 2018
Facts about "Golden Cove - Microarchitectures - Intel"
| codename | Golden Cove + |
| designer | Intel + |
| first launched | 0002 JL + |
| full page name | intel/microarchitectures/golden cove + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Golden Cove + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |