Difference between revisions of "intel/xeon platinum/8158"

	Edit Values
	Xeon Platinum 8158
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	8158
Part Number	CD8067303406500
S-Spec	SR3B7
Market	Server
Introduction	April 25, 2017 (announced); July 11, 2017 (launched)
Release Price	$7007.00
Shop	Amazon
	General Specs
Family	Xeon Platinum
Series	8000
Frequency	3,000 MHz
Turbo Frequency	3,700 MHz (1 core)
Clock multiplier	30
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Skylake (server)
Platform	Purley
Chipset	Lewisburg
Core Name	Skylake SP
Core Family	6
Core Stepping	H0
Process	14 nm
Technology	CMOS
Word Size	64 bit
Cores	12
Threads	24
Max Memory	768 GiB
	Multiprocessing
Max SMP	8-Way (Multiprocessor)
	Electrical
TDP	150 W
Tcase	0 °C – 85 °C
TDTS	0 °C – 103 °C
	Packaging
Package	FCLGA-3647 (FCLGA)
Dimension	76.16 mm × 56.6 mm
Pitch	0.8585 mm × 0.9906 mm
Contacts	3647
Socket	Socket P, LGA-3647

Latest revision as of 07:01, 11 December 2024

Xeon Platinum 8158 is a 64-bit dodeca-core x86 multi-socket highest performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 8-way multiprocessing. The Platinum 8158, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 3 GHz with a TDP of 150 W and a turbo boost frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.

Cache[edit]

Main article: Skylake § Cache

The Xeon Platinum 8158 features a considerably larger non-default 24.75 MiB of L3, a size that would normally be found on an 18-core part.

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

768 KiB

786,432 B
0.75 MiB

L1I$	384 KiB 393,216 B 0.375 MiB	12x32 KiB	8-way set associative	1
L1D$	384 KiB 393,216 B 0.375 MiB	12x32 KiB	8-way set associative	write-back

L2$

12 MiB

12,288 KiB
12,582,912 B
0.0117 GiB

L2I$	1	1	1	1
L2D$	1	https://en.wikichip.org/	1	1

L3$

24.75 MiB

25,344 KiB
25,952,256 B
0.0242 GiB

		18x1.375 MiB	11-way set associative	write-back

L4$

1

1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB

		1	1	1

Memory controller[edit]

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR4-2666
Supports ECC	Yes
Max Mem	768 GiB
Controllers	2
Channels	6
Max Bandwidth	119.21 GiB/s 122,071.04 MiB/s 128.001 GB/s 128,000.763 MB/s 0.116 TiB/s 0.128 TB/s
Bandwidth	Single 19.87 GiB/s Double 39.74 GiB/s Quad 79.47 GiB/s Hexa 119.21 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	3.0
Max Lanes	48
Configs	x16, x8, x4

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
AVX-512	Advanced Vector 512-bit
AVX512F	AVX-512 Foundation
AVX512CD	AVX-512 Conflict Detection
AVX512BW	AVX-512 Byte and Word
AVX512DQ	AVX-512 Doubleword and Quadword Instructions
AVX512VL	AVX-512 Vector Length
ABM	Advanced Bit Manipulation
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
RdRand	Hardware RNG
ADX	Multi-Precision Add-Carry
CLMUL	Carry-less Multiplication Extension
F16C	16-bit Floating Point Conversion

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
EIST	Enhanced SpeedStep Technology
SST	Speed Shift Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
VT-x	VT-x (Virtualization)
VT-d	VT-d (I/O MMU virtualization)
EPT	Extended Page Tables (SLAT)
TSX	Transactional Synchronization Extensions
VMD	Volume Management Device
NM	Node Manager
KPT	Key Protection Technology
PTT	Platform Trust Technology
Run Sure	Run Sure Technology (RAS Capability)
MBE Ctrl	Mode-Based Execute Control
Node Ctrlr	Node Controller Support

Frequencies[edit]

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

Mode	Base	Turbo Frequency/Active Cores
Mode	Base	1	2	3	4	5	6	7	8	9	10	11	12
Normal	3,000 MHz	3,700 MHz	3,700 MHz	3,600 MHz	3,600 MHz	3,600 MHz	3,600 MHz	3,600 MHz	3,600 MHz	3,600 MHz	3,600 MHz	3,600 MHz	3,600 MHz
AVX2	2,600 MHz	3,600 MHz	3,600 MHz	3,400 MHz	3,400 MHz	3,300 MHz	3,300 MHz	3,300 MHz	3,300 MHz	3,300 MHz	3,300 MHz	3,300 MHz	3,300 MHz
AVX512	2,100 MHz	3,500 MHz	3,500 MHz	3,300 MHz	3,300 MHz	3,100 MHz	3,100 MHz	3,100 MHz	3,100 MHz	2,700 MHz	2,700 MHz	2,700 MHz	2,700 MHz

Benchmarks[edit]

[Edit Benchmarks]

Test: SPEC CPU2017
Tested: 2017-10-16 12:23:56-0400
Chips: 2, Cores: 24, Threads: 24

Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECspeed2017_fp_base: 104

SPECspeed2017_fp_peak: 105

Test: SPEC CPU2017
Tested: 2017-10-13 17:54:02-0400
Chips: 2, Cores: 24, Copies: 48

Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECrate2017_fp_base: 165

SPECrate2017_fp_peak: 168

Test: SPEC CPU2017
Tested: 2017-10-14 08:04:10-0400
Chips: 2, Cores: 24, Copies: 48

Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECrate2017_int_base: 154

SPECrate2017_int_peak: 163

Test: SPEC CPU2017
Tested: 2017-10-16 07:24:06-0400
Chips: 2, Cores: 24, Threads: 24

Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECspeed2017_int_base: 8.87

SPECspeed2017_int_peak: 9.15

Test: SPEC CPU2017
Tested: 2017-10-11 09:31:24-0400
Chips: 2, Cores: 24, Threads: 24

Vendor: HPE
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Platinum 8158)

SPECspeed2017_int_base: 8.78

Test: SPEC CPU2017
Tested: 2017-10-11 14:00:26-0400
Chips: 2, Cores: 24, Threads: 24

Vendor: HPE
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Platinum 8158)

SPECspeed2017_fp_base: 102

Test: SPEC CPU2017
Tested: 2017-10-10 14:24:35-0400
Chips: 2, Cores: 24, Copies: 48

Vendor: HPE
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Platinum 8158)

SPECrate2017_fp_base: 162

Test: SPEC CPU2017
Tested: 2017-10-10 21:42:10-0400
Chips: 2, Cores: 24, Copies: 48

Vendor: HPE
System: ProLiant DL380 Gen10 (3.00 GHz, Intel Xeon Platinum 8158)

SPECrate2017_int_base: 152

Test: SPEC CPU2017
Tested: 2017-10-15 08:31:32-0400
Chips: 4, Cores: 48, Copies: 96

Vendor: Dell Inc.
System: PowerEdge R940 (Intel Xeon Platinum 8158, 3.00 GHz)

SPECrate2017_fp_base: 322

SPECrate2017_fp_peak: 327

Test: SPEC CPU2017
Tested: 2017-10-14 17:27:38-0400
Chips: 4, Cores: 48, Threads: 48

Vendor: Dell Inc.
System: PowerEdge R940 (Intel Xeon Platinum 8158, 3.00 GHz)

SPECspeed2017_int_base: 8.87

SPECspeed2017_int_peak: 9.11

Test: SPEC CPU2017
Tested: 2017-10-14 22:31:57-0400
Chips: 4, Cores: 48, Threads: 48

Vendor: Dell Inc.
System: PowerEdge R940 (Intel Xeon Platinum 8158, 3.00 GHz)

SPECspeed2017_fp_base: 148

SPECspeed2017_fp_peak: 150

Test: SPEC CPU2017
Tested: 2017-10-15 00:25:18-0400
Chips: 4, Cores: 48, Copies: 96

Vendor: Dell Inc.
System: PowerEdge R940 (Intel Xeon Platinum 8158, 3.00 GHz)

SPECrate2017_int_base: 306

SPECrate2017_int_peak: 318

Test: SPEC CPU2017
Tested: 2017-10-20 14:44:00-0400
Chips: 4, Cores: 48, Threads: 48

Vendor: HPE
System: ProLiant DL560 Gen10 (3.00 GHz, Intel Xeon Platinum 8158)

SPECspeed2017_int_base: 8.75

Test: SPEC CPU2017
Tested: 2017-10-25 18:08:57-0400
Chips: 4, Cores: 48, Copies: 96

Vendor: HPE
System: ProLiant DL560 Gen10 (3.00 GHz, Intel Xeon Platinum 8158)

SPECrate2017_int_base: 288

Test: SPEC CPU2017
Tested: 2017-10-20 17:18:43-0400
Chips: 4, Cores: 48, Threads: 48

Vendor: HPE
System: ProLiant DL560 Gen10 (3.00 GHz, Intel Xeon Platinum 8158)

SPECspeed2017_fp_base: 150

Test: SPEC CPU2017
Tested: 2017-10-27 23:38:28-0400
Chips: 4, Cores: 48, Copies: 96

Vendor: Cisco Systems
System: Cisco UCS C480 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECrate2017_fp_base: 325

SPECrate2017_fp_peak: 332

Test: SPEC CPU2017
Tested: 2017-10-28 14:00:11-0400
Chips: 4, Cores: 48, Copies: 96

Vendor: Cisco Systems
System: Cisco UCS C480 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECrate2017_int_base: 308

SPECrate2017_int_peak: 324

Test: SPEC CPU2017
Tested: 2017-10-29 01:17:25-0400
Chips: 4, Cores: 48, Threads: 48

Vendor: Cisco Systems
System: Cisco UCS C480 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECspeed2017_int_base: 8.87

SPECspeed2017_int_peak: 9.15

Test: SPEC CPU2017
Tested: 2017-10-29 06:19:48-0400
Chips: 4, Cores: 48, Threads: 48

Vendor: Cisco Systems
System: Cisco UCS C480 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECspeed2017_fp_base: 138

SPECspeed2017_fp_peak: 139

Test: SPEC CPU2017
Tested: 2017-10-24 14:30:39-0400
Chips: 4, Cores: 48, Copies: 96

Vendor: HPE
System: ProLiant DL560 Gen10 (3.00 GHz, Intel Xeon Platinum 8158)

SPECrate2017_fp_base: 310

@@ Line 46: / Line 46: @@
 {{cache size
 |l1 cache=768 KiB
+|l1 break=1
+|l1 desc=1
+|l1 policy=1
 |l1i cache=384 KiB
 |l1i break=12x32 KiB
 |l1i desc=8-way set associative
+|l1i policy=1
 |l1d cache=384 KiB
 |l1d break=12x32 KiB
@@ Line 57: / Line 61: @@
 |l2 desc=16-way set associative
 |l2 policy=write-back
+|l2i cache=1
+|l2i break=1
+|l2i desc=1
+|l2i policy=1
+|l2d cache=1
+|l2d break=https://en.wikichip.org/
+|l2d desc=1
+|l2d policy=1
 |l3 cache=24.75 MiB
 |l3 break=18x1.375 MiB
 |l3 desc=11-way set associative
 |l3 policy=write-back
+|l4 cache=1
+|l4 break=1
+|l4 desc=1
+|l4 policy=1
 }}

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon Platinum 8158 - Intel#io +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel +, Xeon Platinum 8158 - Intel + and Xeon Platinum 8158 - Intel +
base frequency	3,000 MHz (3 GHz, 3,000,000 kHz) +
chipset	Lewisburg +
clock multiplier	30 +
core count	12 +
core family	6 +
core name	Skylake SP +
core stepping	H0 +
designer	Intel +
family	Xeon Platinum +
first announced	April 25, 2017 +
first launched	July 11, 2017 +
full page name	intel/xeon platinum/8158 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Transactional Synchronization Extensions +
has intel enhanced speedstep technology	true +
has intel speed shift technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	768 KiB (786,432 B, 0.75 MiB) +
l1d$ description	8-way set associative +
l1d$ size	384 KiB (393,216 B, 0.375 MiB) +
l1i$ description	8-way set associative +
l1i$ size	384 KiB (393,216 B, 0.375 MiB) +
l2$ size	12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
l2d$ description	1 +
l2d$ size	1 +
l2i$ description	1 +
l2i$ size	1 +
l3$ description	11-way set associative +
l3$ size	24.75 MiB (25,344 KiB, 25,952,256 B, 0.0242 GiB) +
l4$ description	1 +
l4$ size	1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
ldate	July 11, 2017 +
main image	+
manufacturer	Intel +
market segment	Server +
max case temperature	358.15 K (85 °C, 185 °F, 644.67 °R) +
max cpu count	8 +
max dts temperature	103 °C +
max memory	786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth	119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels	6 +
max pcie lanes	48 +
microarchitecture	Skylake (server) +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature	0 °C +
model number	8158 +
name	Xeon Platinum 8158 +
package	FCLGA-3647 +
part number	CD8067303406500 +
platform	Purley +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 7,007.00 (€ 6,306.30, £ 5,675.67, ¥ 724,033.31) +
s-spec	SR3B7 +
series	8000 +
smp max ways	8 +
socket	Socket P + and LGA-3647 +
supported memory type	DDR4-2666 +
tdp	150 W (150,000 mW, 0.201 hp, 0.15 kW) +
technology	CMOS +
thread count	24 +
turbo frequency (1 core)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Latest revision as of 07:01, 11 December 2024

Contents

Cache[edit]

Memory controller[edit]

Expansions[edit]

Features[edit]

Frequencies[edit]

Benchmarks[edit]