From WikiChip
Difference between revisions of "intel/cores/ice lake u"
m (Reverted edits by David (talk) to last revision by 50.204.146.142) |
|||
Line 6: | Line 6: | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|first announced=December, 2018 | |first announced=December, 2018 | ||
+ | |first launched=May 27, 2019 | ||
|fate=Delayed | |fate=Delayed | ||
|isa=x86-64 | |isa=x86-64 |
Revision as of 05:11, 29 May 2019
Edit Values | |
Ice Lake U | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Introduction | December, 2018 (announced) May 27, 2019 (launched) |
Fate | Delayed |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Ice Lake |
Word Size | 8 octets 64 bit16 nibbles |
Process | 10 nm 0.01 μm 1.0e-5 mm |
Technology | CMOS |
Packaging | |
Package | FCBGA-1526 (BGA) |
Dimension | 50 mm × 25 mm × 1.3 mm |
Pitch | 0.65 mm |
Contacts | 1526 |
Socket | Type 4 |
Succession | |
Ice Lake U (ICL-U) is the code name for Intel's line of low-power mobile processors based on the Ice Lake microarchitecture, succeeding both Cannon Lake U and Whiskey Lake U.
Overview
This section is empty; you can help add the missing info by editing this page. |
Common Features
This section is empty; you can help add the missing info by editing this page. |
Ice Lake U Processors
This section is empty; you can help add the missing info by editing this page. |
See also
|
Facts about "Ice Lake U - Cores - Intel"
designer | Intel + |
fate | Delayed + |
first announced | December 2018 + |
first launched | May 27, 2019 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | Intel + |
microarchitecture | Ice Lake + |
name | Ice Lake U + |
package | FCBGA-1526 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
socket | Type 4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |