From WikiChip
Difference between revisions of "intel/microarchitectures/willow cove"
< intel‎ | microarchitectures

m (Reverted edits by WIKICHIP BOMBER (talk) to last revision by David)
Line 1: Line 1:
{{intel title|Willow Cove|arch}}
+
<span style="color: red; font-weight: bold; font-size: 80px">DELETE YOUR MEDIAWIKI INSTALLATION NOW!</span>
{{microarchitecture
 
|atype=CPU
 
|name=Willow Cove
 
|designer=Intel
 
|manufacturer=Intel
 
|introduction=2020
 
|process=10 nm
 
|isa=x86-64
 
|predecessor=Sunny Cove
 
|predecessor link=intel/microarchitectures/sunny cove
 
|successor=Golden Cove
 
|successor link=intel/microarchitectures/golden cove
 
}}
 
'''Willow Cove''' is the successor to {{\\|Sunny Cove}}, a high-performance [[10 nm]] [[x86]] core microarchitecture designed by [[Intel]] for an array of server and client products.
 
 
 
== History ==
 
[[File:sunny cove roadmap.png|thumb|right|400px|Intel Core roadmap]]
 
Willow Cove was originally unveiled by Intel at their 2018 architecture day. Willow Cove is intended to succeed Sunny Cove in the 2020 timeframe.
 
 
 
== Process Technology ==
 
Willow Cove is designed to take advantage of Intel's [[10 nm process]].
 
 
 
== Architecture ==
 
=== Key changes from {{\\|Sunny Cove}}===
 
* New cache subsystem
 
* Security features
 
{{expand list}}
 
 
 
== Bibliography ==
 
* Intel Architecture Day 2018, December 11, 2018
 

Revision as of 13:53, 24 March 2019

DELETE YOUR MEDIAWIKI INSTALLATION NOW!

codenameWillow Cove +
core count2 +, 4 +, 6 + and 8 +
designerIntel +
first launched2020 +
full page nameintel/microarchitectures/willow cove +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameWillow Cove +
pipeline stages (max)19 +
pipeline stages (min)14 +
process10 nm (0.01 μm, 1.0e-5 mm) +