Difference between revisions of "ibm/power/02cy416"

	Edit Values
	02CY416
	General Info
Designer	IBM
Manufacturer	GlobalFoundries
Model Number	02CY416
Part Number	02CY416
Market	Server, Workstation
Introduction	November, 2017 (announced); November, 2017 (launched)
	General Specs
Family	POWER
Series	POWER9
Frequency	2.25 GHz
Turbo Frequency	3.80 GHz
	Microarchitecture
ISA	Power ISA v3.0B (Power ISA)
Microarchitecture	POWER9
Core Name	Sforza
Process	14 nm
Transistors	8,000,000,000
Technology	CMOS
Die	693.37 mm²; 25.228 mm × 27.48416 mm
Word Size	64 bit
Cores	18
Threads	72
Max Memory	2 TiB
	Multiprocessing
Max SMP	2-Way (Multiprocessor)
	Electrical
TDP	130 W
Tjunction	0 °C – 85 °C
	Packaging
Package	FCLGA-2601 (PLGA)
Dimension	50 mm × 50 mm
Pitch	1.016 mm
Contacts	2601

Latest revision as of 14:54, 11 December 2024

POWER9 02CY416 is a 18-core POWER server and workstation microprocessor designed by IBM and introduced in late 2017. This chip is based on the POWER9 microarchitecture and is fabricated on GlobalFoundries 14nm SOI Process. The 02CY416 has a base frequency of 2.25 GHz with a bost frequency of 3.80 GHz and a TDP of 130 W.

Cache[edit]

Main article: POWER9 § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

1.125 MiB

1,152 KiB
1,179,648 B

L1I$	576 KiB 589,824 B 0.563 MiB	18x32 KiB	8-way set associative
L1D$	576 KiB 589,824 B 0.563 MiB	18x32 KiB	8-way set associative

L2$

4.5 MiB

4,608 KiB
4,718,592 B
0.00439 GiB

		9x512 KiB	8-way set associative

L3$

90 MiB

92,160 KiB
94,371,840 B
0.0879 GiB

		9x10 MiB	20-way set associative

Memory controller[edit]

[Edit/Modify Memory Info]

Integrated Memory Controller

Memory	Wide I/O
Rate	1
Width	1
Max Type	DDR4-2666, 1, 1, 1
Max Type Overclocked	1
Supports ECC	Yes
Max Mem	2 TiB
Frequency	1
Controllers	2
Channels	8
Width	1, 1
Max Bandwidth	158.95 GiB/s 162,764.8 MiB/s 170.671 GB/s 170,671.263 MB/s 0.155 TiB/s 0.171 TB/s
Bandwidth	Single 19.87 GiB/s Double 39.74 GiB/s Triple 1 Quad 79.47 GiB/s Hexa 1 Octa 158.95 GiB/s Deca 1
Physical Address (PAE)	1

[Edit] Memory Configurations
Configuration	Speed
One DIMM per channel	2666 MHz
Two DIMMs per channel	2400 MHz

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe	Revision: 4.0
	Max Lanes: 48
	Configuration: x16, x8, x4

Die[edit]

See also: POWER9 § Die

A die shot of IBM's 22-core server microprocessor used in this part:

@@ Line 58: / Line 58: @@
 {{memory controller
 |type=DDR4-2666
-|ecc=No
+|type 2=1
+|type 3=1
+|type 4=1
+|max type oc=1
+|ecc=Yes
 |max mem=2 TiB
 |controllers=2
 |channels=8
+|width=1
+|width 2=1
 |max bandwidth=158.95 GiB/s
+|frequency=1
 |bandwidth schan=19.87 GiB/s
 |bandwidth dchan=39.74 GiB/s
+|bandwidth tchan=1
 |bandwidth qchan=79.47 GiB/s
+|bandwidth hchan=1
 |bandwidth ochan=158.95 GiB/s
+|bandwidth dechan=1
+|pae=1
+|wide-io clock=1
+|wide-io width=1
 }}

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	POWER9 02CY416 - IBM#pcie +
base frequency	2,250 MHz (2.25 GHz, 2,250,000 kHz) +
core count	18 +
core name	Sforza +
designer	IBM +
die area	693.37 mm² (1.075 in², 6.934 cm², 693,370,000 µm²) +
die length	25.228 mm (2.523 cm, 0.993 in, 25,228 µm) +
die width	27.484 mm (2.748 cm, 1.082 in, 27,484.16 µm) +
family	POWER +
first announced	November 2017 +
first launched	November 2017 +
full page name	ibm/power/02cy416 +
has ecc memory support	true +
instance of	microprocessor +
isa	Power ISA v3.0B +
isa family	Power ISA +
l1$ size	1,152 KiB (1,179,648 B, 1.125 MiB) +
l1d$ description	8-way set associative +
l1d$ size	576 KiB (589,824 B, 0.563 MiB) +
l1i$ description	8-way set associative +
l1i$ size	576 KiB (589,824 B, 0.563 MiB) +
l2$ description	8-way set associative +
l2$ size	4.5 MiB (4,608 KiB, 4,718,592 B, 0.00439 GiB) +
l3$ description	20-way set associative +
l3$ size	90 MiB (92,160 KiB, 94,371,840 B, 0.0879 GiB) +
ldate	November 2017 +
manufacturer	GlobalFoundries +
market segment	Server + and Workstation +
max cpu count	2 +
max junction temperature	358.15 K (85 °C, 185 °F, 644.67 °R) +
max memory	2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) +
max memory bandwidth	158.95 GiB/s (162,764.8 MiB/s, 170.671 GB/s, 170,671.263 MB/s, 0.155 TiB/s, 0.171 TB/s) +
max memory channels	8 +
microarchitecture	POWER9 +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
model number	02CY416 +
name	02CY416 +
package	FCLGA-2601 +
part number	02CY416 +
process	14 nm (0.014 μm, 1.4e-5 mm) +
series	POWER9 +
smp max ways	2 +
supported memory type	DDR4-2666 + and 1 +
tdp	130 W (130,000 mW, 0.174 hp, 0.13 kW) +
technology	CMOS +
thread count	72 +
transistor count	8,000,000,000 +
turbo frequency	3,800 MHz (3.8 GHz, 3,800,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas