From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a32"
| Line 11: | Line 11: | ||
}} | }} | ||
'''Cortex-A32''' is the successor to the {{\\|Cortex-A35}}, an ultra-low power [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. | '''Cortex-A32''' is the successor to the {{\\|Cortex-A35}}, an ultra-low power [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. | ||
| + | |||
| + | == Architecture == | ||
| + | |||
| + | === Key changes from {{\\|Cortex-A5}} === | ||
| + | {{empty section}} | ||
Revision as of 13:59, 31 December 2018
| Edit Values | |
| Cortex-A32 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | February 23, 2016 |
| Instructions | |
| ISA | ARMv8 |
| Succession | |
Cortex-A32 is the successor to the Cortex-A35, an ultra-low power ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.
Architecture
Key changes from Cortex-A5
| This section is empty; you can help add the missing info by editing this page. |
Facts about "Cortex-A32 - Microarchitectures - ARM"
| codename | Cortex-A32 + |
| designer | ARM Holdings + |
| first launched | February 23, 2016 + |
| full page name | arm holdings/microarchitectures/cortex-a32 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 AArch32 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A32 + |
| pipeline stages | 8 + |