From WikiChip
Difference between revisions of "bitmain/sophon/bm1880"
(BM1880) |
|||
| Line 11: | Line 11: | ||
|first launched=October 17, 2018 | |first launched=October 17, 2018 | ||
|family=Sophon | |family=Sophon | ||
| + | |isa=RV32I | ||
| + | |isa family=RISC-V | ||
| + | |isa 2=ARMv8 | ||
| + | |isa 2 family=ARM | ||
| + | |microarch=Cortex-A53 | ||
| + | |microarch 2=RISC-V | ||
| + | |core name=Cortex-A53 | ||
| + | |core name 2=RISC-V | ||
|technology=CMOS | |technology=CMOS | ||
| + | |max memory=4 GiB | ||
| + | |v core=0.9 V | ||
| + | |v io=1.8 V | ||
| + | |v io 2=3.3 V | ||
| + | |tdp typical=2.5 W | ||
}} | }} | ||
'''Sophon BM1880''' is a [[neural processor]] designed by [[Bitmain]] launched in [[2018]] for edge applications. This chip is designed primarily for edge inference acceleration and has a peak performance of [[peak integer ops (8-bit)::2 TOPS]] (INT8) and a typical power consumption of 2.5 W. | '''Sophon BM1880''' is a [[neural processor]] designed by [[Bitmain]] launched in [[2018]] for edge applications. This chip is designed primarily for edge inference acceleration and has a peak performance of [[peak integer ops (8-bit)::2 TOPS]] (INT8) and a typical power consumption of 2.5 W. | ||
Revision as of 11:01, 25 December 2018
| Edit Values | |
| Sophon BM1880 | |
| General Info | |
| Designer | Bitmain |
| Manufacturer | TSMC |
| Model Number | BM1880 |
| Market | Edge Compute |
| Introduction | October 17, 2018 (announced) October 17, 2018 (launched) |
| General Specs | |
| Family | Sophon |
| Microarchitecture | |
| ISA | RV32I (RISC-V), ARMv8 (ARM) |
| Microarchitecture | Cortex-A53, RISC-V |
| Core Name | Cortex-A53, RISC-V |
| Technology | CMOS |
| Max Memory | 4 GiB |
| Electrical | |
| Vcore | 0.9 V |
| VI/O | 1.8 V, 3.3 V |
| TDP (Typical) | 2.5 W |
2,000,000,000,000 OPS
2,000,000,000 KOPS
2,000,000 MOPS
2,000 GOPS
0.002 POPS
(INT8) and a typical power consumption of 2.5 W.
2,000,000,000 KOPS
2,000,000 MOPS
2,000 GOPS
0.002 POPS
Facts about "Sophon BM1880 - Bitmain"
| core name | Cortex-A53 + and RISC-V + |
| core voltage | 0.9 V (9 dV, 90 cV, 900 mV) + |
| designer | Bitmain + |
| family | Sophon + |
| first announced | October 17, 2018 + |
| first launched | October 17, 2018 + |
| full page name | bitmain/sophon/bm1880 + |
| instance of | microprocessor + |
| io voltage | 1.8 V (18 dV, 180 cV, 1,800 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) + |
| isa | RV32I + and ARMv8 + |
| isa family | RISC-V + and ARM + |
| ldate | 3000 + |
| manufacturer | TSMC + |
| market segment | Edge Compute + |
| max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
| microarchitecture | Cortex-A53 + and RISC-V + |
| model number | BM1880 + |
| name | Sophon BM1880 + |
| peak integer ops (8-bit) | 2,000,000,000,000 OPS (2,000,000,000 KOPS, 2,000,000 MOPS, 2,000 GOPS, 2 TOPS, 0.002 POPS, 2.0e-6 EOPS, 2.0e-9 ZOPS) + |
| tdp (typical) | 2.5 W (2,500 mW, 0.00335 hp, 0.0025 kW) + |
| technology | CMOS + |