From WikiChip
Difference between revisions of "arm holdings/microarchitectures/neoverse n1"
Line 10: | Line 10: | ||
|speculative=Yes | |speculative=Yes | ||
|renaming=Yes | |renaming=Yes | ||
+ | |predecessor=Cortex-A75 | ||
+ | |predecessor link=arm_holdings/microarchitectures/cortex-a75 | ||
+ | |successor=Zeus | ||
+ | |successor link=arm_holdings/microarchitectures/zeus | ||
}} | }} | ||
'''Ares''' is a high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the server market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. | '''Ares''' is a high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the server market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. |
Revision as of 01:47, 14 December 2018
Edit Values | |
Ares µarch | |
General Info | |
Arch Type | CPU |
Designer | ARM Holdings |
Manufacturer | TSMC |
Process | 10 nm, 7 nm |
Pipeline | |
OoOE | Yes |
Speculative | Yes |
Reg Renaming | Yes |
Succession | |
Ares is a high-performance ARM microarchitecture designed by ARM Holdings for the server market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.
Facts about "Neoverse N1 - Microarchitectures - ARM"
codename | Ares + |
designer | ARM Holdings + |
full page name | arm holdings/microarchitectures/neoverse n1 + |
instance of | microarchitecture + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Ares + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |