Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/cascade lake x"
| Line 35: | Line 35: | ||
== See also == | == See also == | ||
{{intel cascade lake core see also}} | {{intel cascade lake core see also}} | ||
| − | |||
| − | |||
Revision as of 13:52, 10 June 2018
| Edit Values | |
| Cascade Lake X | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | Q4, 2018 (announced) Q4, 2018 (launched) |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Cascade Lake |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 14 nm 0.014 μm 1.4e-5 mm |
| Technology | CMOS |
| Packaging | |
| Template:packages/intel/lga-2066 | |
| Succession | |
Cascade Lake X is the processor core codename for Intel's high-end desktop (HEDT) microprocessor line based on the Cascade Lake microarchitecture serving as a successor to Skylake X.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Overview
 |
This section is empty; you can help add the missing info by editing this page. |
Common Features
| |
This section is empty; you can help add the missing info by editing this page. |
Cascade Lake X Processors
| |
This section is empty; you can help add the missing info by editing this page. |
See also
|
|
Facts about "Cascade Lake X - Cores - Intel"
| designer | Intel + |
| first announced | April 2019 + |
| first launched | April 2019 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| microarchitecture | Cascade Lake + |
| name | Cascade Lake X + |
| package | FCLGA-2066 + |
| platform | Glacier Falls + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| socket | Socket R4 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |