- 
         WikiChip 
        WikiChip
 
- 
        
             Architectures 
        Popular x86
 - 
                                Intel- Client
- Server
- Big Cores
- Small Cores
 
- 
                                AMD
 Popular ARM
 - 
                                ARM- Server
- Big
- Little
 
- 
                                Cavium
- 
                                Samsung
 
- 
                                
- 
         Chips 
        Popular Families
 - 
                                Ampere
- 
                                Apple
- 
                                Cavium
- 
                                HiSilicon
- 
                                MediaTek
- 
                                NXP
- 
                                Qualcomm
- 
                                Renesas
- 
                                Samsung
 
- 
                                
From WikiChip
					
    Difference between revisions of "scan flip-flop"    
										| Line 9: | Line 9: | ||
| * [[Scan chain]] | * [[Scan chain]] | ||
| * [[JTAG]] | * [[JTAG]] | ||
| + | |||
| + | |||
| + | {{stub}} | ||
Revision as of 09:57, 23 May 2018
A scan flip-flop (SFF) is a muxed input master-slave based D flip-flop. In other words, a scan flip-flop is a D flip-flop that allows its input to come from an alternative source.
Overview
A scan flip-flop is a D flip-flop with a multiplexer added at the input with one input of the MUX acting as the functional input D, with the other input serving as the Scan-In (SI) input. Scan/Test Enable (SE/TE) is used to control the MUX selection bit. Scan flip-flops are used extensively for device testing.
See also
|   | This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. | 
Retrieved from "https://en.wikichip.org/w/index.php?title=scan_flip-flop&oldid=78047"