From WikiChip
Difference between revisions of "amd/cpuid"
(cpuid) |
|||
Line 1: | Line 1: | ||
{{amd title|CPUID}}{{x86 isa main}} | {{amd title|CPUID}}{{x86 isa main}} | ||
Below is a list of '''AMD's {{x86|CPUID}}''' broken down by their respective core names and [[microarchitecture]]: | Below is a list of '''AMD's {{x86|CPUID}}''' broken down by their respective core names and [[microarchitecture]]: | ||
+ | |||
+ | |||
+ | {{work-in-progress}} | ||
+ | |||
+ | == CPUIDs == | ||
+ | === Family 23 === | ||
+ | {| class="wikitable" | ||
+ | ! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ||
+ | |- | ||
+ | | {{amd|Zen 3|l=arch}} | ||
+ | |- | ||
+ | | {{amd|Zen 2|l=arch}} | ||
+ | |- | ||
+ | | {{amd|Zen+|l=arch}} || {{amd|Pinnacle Ridge|l=core}} || 0x8 || 0xF || 0x0 || 0x8 || [[Family 23 Model 8]] | ||
+ | |- | ||
+ | | rowspan="5" | {{amd|Zen|l=arch}} || {{amd|Raven Ridge|l=core}} || 0x8 || 0xF || 0x1 || 0x1 || [[Family 23 Model 17]] | ||
+ | |- | ||
+ | | {{amd|Naples|l=core}}, {{amd|Whitehaven|l=core}}, {{amd|Summit Ridge|l=core}} || 0x8 || 0xF || 0x0 || 0x1 || [[Family 23 Model 1]] | ||
+ | |} | ||
+ | |||
+ | [[category:amd]][[category:x86]] |
Revision as of 14:27, 6 April 2018
x86
Instruction Set Architecture
Instruction Set Architecture
General
Variants
Topics
- Instructions
- Addressing Modes
- Registers
- Model-Specific Register
- Assembly
- Interrupts
- Micro-Ops
- Timer
- Calling Convention
- Microarchitectures
- CPUID
CPUIDs
- AMD's CPUIDs
- Intel's CPUIDs
Modes
Extensions(all)
Below is a list of AMD's CPUID broken down by their respective core names and microarchitecture:
CPUIDs
Family 23
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Zen 3 | ||||||
Zen 2 | ||||||
Zen+ | Pinnacle Ridge | 0x8 | 0xF | 0x0 | 0x8 | Family 23 Model 8 |
Zen | Raven Ridge | 0x8 | 0xF | 0x1 | 0x1 | Family 23 Model 17 |
Naples, Whitehaven, Summit Ridge | 0x8 | 0xF | 0x0 | 0x1 | Family 23 Model 1 |