From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
Line 16: | Line 16: | ||
|succession=Yes | |succession=Yes | ||
}} | }} | ||
− | '''Tiger Lake''' ('''TGL''') is [[Intel]]'s successor to {{\\|Ice Lake (client)|Ice Lake}}, an enhanced [[10 nm process|10nm+ process]] [[microarchitecture]] for mainstream workstations, desktops, and mobile devices. | + | '''Tiger Lake''' ('''TGL''') is [[Intel]]'s successor to {{\\|Ice Lake (client)|Ice Lake}}, an enhanced [[10 nm process|10nm++ process]] [[microarchitecture]] for mainstream workstations, desktops, and mobile devices. |
== Process Technology== | == Process Technology== |
Revision as of 01:03, 6 April 2018
Edit Values | |
Tiger Lake µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2019 |
Process | 10 nm |
Instructions | |
ISA | x86-64 |
Succession | |
Contemporary | |
Sapphire Rapids |
Tiger Lake (TGL) is Intel's successor to Ice Lake, an enhanced 10nm++ process microarchitecture for mainstream workstations, desktops, and mobile devices.
Process Technology
- Main article: Cannon Lake § Process Technology
Tiger Lake is set to use the same 10 nm process that was designed for Cannon Lake.
Architecture
Not much is known about Tiger Lake's architecture.
Key changes from Ice Lake
Facts about "Tiger Lake - Microarchitectures - Intel"
codename | Tiger Lake + |
designer | Intel + |
first launched | 2019 + |
full page name | intel/microarchitectures/tiger lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Tiger Lake + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |