From WikiChip
Difference between revisions of "intel/microarchitectures/netburst (client)"
< intel‎ | microarchitectures

Line 20: Line 20:
 
}}
 
}}
 
'''NetBurst''' (also '''P68''') was the [[microarchitecture]] for [[Intel]]'s [[180 nm process]] for desktops and servers as a successor to {{\\|P6}}. NetBurst was replaced by the {{\\|Core}} microarchitecture in early 2006.
 
'''NetBurst''' (also '''P68''') was the [[microarchitecture]] for [[Intel]]'s [[180 nm process]] for desktops and servers as a successor to {{\\|P6}}. NetBurst was replaced by the {{\\|Core}} microarchitecture in early 2006.
 +
 +
== Die ==
 +
* {{intel|Willamette|l=core}} core
 +
* [[180 nm process]]
 +
* 217 mm² die size
 +
* 42,000,000 transistors
 +
 +
 +
:[[File:netburst willamette core die.png|700px]]

Revision as of 23:14, 9 April 2018

Edit Values
NetBurst µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
IntroductionNovember 20, 2000
Phase-outApril, 2006
Process180 nm
Instructions
ISAx86-32, x86-64
Succession

NetBurst (also P68) was the microarchitecture for Intel's 180 nm process for desktops and servers as a successor to P6. NetBurst was replaced by the Core microarchitecture in early 2006.

Die


netburst willamette core die.png
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/netburst_(client)&oldid=77152"
Facts about "NetBurst - Microarchitectures - Intel"
RDF feed
codenameNetBurst +
designerIntel +
first launchedNovember 20, 2000 +
full page nameintel/microarchitectures/netburst (client) +
instance ofmicroarchitecture +
instruction set architecturex86-32 +
manufacturerIntel +
microarchitecture typeCPU +
nameNetBurst +
phase-outApril 2006 +
process180 nm (0.18 μm, 1.8e-4 mm) +, 130 nm (0.13 μm, 1.3e-4 mm) + and 90 nm (0.09 μm, 9.0e-5 mm) +