From WikiChip
Difference between revisions of "samsung/microarchitectures/m1"
Line 9: | Line 9: | ||
|successor link=samsung/microarchitectures/mongoose_2 | |successor link=samsung/microarchitectures/mongoose_2 | ||
}} | }} | ||
− | '''Mongoose 1''' ('''M1''') is an [[ARM]] microarchitecture designed by [[Samsung]] for their consumer electronics. This was Samsung's first in-house developed microarchitecture. | + | '''Mongoose 1''' ('''M1''') is an [[ARM]] microarchitecture designed by [[Samsung]] for their consumer electronics. This was Samsung's first in-house developed high-performance low-power [[ARM]] microarchitecture. |
== History == | == History == |
Revision as of 00:22, 27 January 2018
Edit Values | |
Mongoose 1 µarch | |
General Info | |
Arch Type | CPU |
Designer | Samsung |
Manufacturer | Samsung |
Process | 14 nm |
Succession | |
Mongoose 1 (M1) is an ARM microarchitecture designed by Samsung for their consumer electronics. This was Samsung's first in-house developed high-performance low-power ARM microarchitecture.
Contents
History
The Mongoose 1 (M1) microarchitecture was Samsung's first in-house design which was done entirely from scratch. A design team was assembled and in roughly 3 years, they've gone from requirements to tape-out. The design was done at Samsung's Austin R&D Center (SARC) which was founded in 2010 for the sole purpose of developing high-performance, low-power, complex CPU and System IPs. A large portion of the design team consists of many ex-AMD Austin engineers as well as ex-IBMers.
Process Technology
This section is empty; you can help add the missing info by editing this page. |
Architecture
The M1 is Samsung's first in-house design from scratch.
- ARM v8.0
- 2.6 GHz clock frequency
- 2.3 GHz for multi-core workloads
- Sub 3-watt/core
- 14 nm process (FinFET)
- Core
- Advanced branch predictor
- 4-way instruction decode
- Most instructions map to a single µOP, with a few exceptions
- 4-way µOP dispatch and retire
- Out-of-order execution
- Out-of-order load and stores
- Multistride/multistream prefetcher
- Low-latency and low-power caches
Block Diagram
Entire SoC Overview
This section is empty; you can help add the missing info by editing this page. |
Individual Core
This section is empty; you can help add the missing info by editing this page. |
Memory Hierarchy
This section is empty; you can help add the missing info by editing this page. |
Overview
This section is empty; you can help add the missing info by editing this page. |
Core
This section is empty; you can help add the missing info by editing this page. |
Die
This section is empty; you can help add the missing info by editing this page. |
Facts about "Exynos M1 - Microarchitectures - Samsung"
codename | Mongoose 1 + |
designer | Samsung + |
full page name | samsung/microarchitectures/m1 + |
instance of | microarchitecture + |
manufacturer | Samsung + |
microarchitecture type | CPU + |
name | Mongoose 1 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |