From WikiChip
Difference between revisions of "intel/xeon phi"
< intel

Line 34: Line 34:
 
}}
 
}}
 
'''Xeon Phi''' is a family of [[x86]] [[many-core microprocessors]] designed by [[Intel]] since [[2012]] for supercomputers and workstations primarily aimed at scientists and researchers. Those processors are based on Intel's {{intel|MIC Architecture}}. Xeon Phi differs from other [[GPGPU]] and many-core processors in its unique quality that it retains almost full [[compatibility]] with existing [[x86]] software and libraries allowing those processors to tap into the extensive x86 ecosystem.
 
'''Xeon Phi''' is a family of [[x86]] [[many-core microprocessors]] designed by [[Intel]] since [[2012]] for supercomputers and workstations primarily aimed at scientists and researchers. Those processors are based on Intel's {{intel|MIC Architecture}}. Xeon Phi differs from other [[GPGPU]] and many-core processors in its unique quality that it retains almost full [[compatibility]] with existing [[x86]] software and libraries allowing those processors to tap into the extensive x86 ecosystem.
 +
 +
== Overview ==
 +
{{empty section}}
 +
 +
== Member ==
 +
=== Knights Ferry ===
 +
{{main|intel/microarchitectures/knights_ferry|l1=Knights Ferry}}
 +
{{empty section}}
 +
=== Knights Corner ===
 +
{{main|intel/microarchitectures/knights_corner|l1=Knights Corner}}
 +
{{empty section}}
 +
=== Knights Landing ===
 +
{{main|intel/microarchitectures/knights_landing|l1=Knights Landing}}
 +
{{empty section}}
 +
=== Knights Mill ===
 +
{{main|intel/microarchitectures/knights_mill|l1=Knights Mill}}
 +
{{empty section}}
 +
=== Knights Hill ===
 +
{{main|intel/microarchitectures/knights_hill|l1=Knights Hill}}
 +
Announces on November 18 2014, Knights Hill was planned to be fabricated on their [[10 nm process]]. Severe delays with their 10 nm process has caused them to push the architecture all the way back to 2018. In late 2017 Intel finally announce that they had cancelled the architecture altogether in favor of an entirely new microarchitecture aimed at [[exascale]] computing.

Revision as of 17:40, 18 December 2017

Xeon Phi
xeon phi (2015).png
Xeon Phi Logo since 2015
Developer Intel
Manufacturer Intel
Type Microprocessors
Introduction 2012 (announced)
2012 (launch)
Architecture Many-core x86 microprocessors
ISA x86-64
µarch Knights Ferry, Knights Corner, Knights Landing, Knights Mill
Word size 64 bit
8 octets
16 nibbles
Process 22 nm
0.022 μm
2.2e-5 mm
, 14 nm
0.014 μm
1.4e-5 mm
Technology CMOS

Xeon Phi is a family of x86 many-core microprocessors designed by Intel since 2012 for supercomputers and workstations primarily aimed at scientists and researchers. Those processors are based on Intel's MIC Architecture. Xeon Phi differs from other GPGPU and many-core processors in its unique quality that it retains almost full compatibility with existing x86 software and libraries allowing those processors to tap into the extensive x86 ecosystem.

Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Member

Knights Ferry

Main article: Knights Ferry
New text document.svg This section is empty; you can help add the missing info by editing this page.

Knights Corner

Main article: Knights Corner
New text document.svg This section is empty; you can help add the missing info by editing this page.

Knights Landing

Main article: Knights Landing
New text document.svg This section is empty; you can help add the missing info by editing this page.

Knights Mill

Main article: Knights Mill
New text document.svg This section is empty; you can help add the missing info by editing this page.

Knights Hill

Main article: Knights Hill

Announces on November 18 2014, Knights Hill was planned to be fabricated on their 10 nm process. Severe delays with their 10 nm process has caused them to push the architecture all the way back to 2018. In late 2017 Intel finally announce that they had cancelled the architecture altogether in favor of an entirely new microarchitecture aimed at exascale computing.

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_phi&oldid=71382"
Facts about "Xeon Phi - Intel"
RDF feed
designerIntel +
first announced2012 +
first launched2012 +
full page nameintel/xeon phi +
instance ofmicroprocessor family +
instruction set architecturex86-64 +
main designerIntel +
manufacturerIntel +
microarchitectureKnights Ferry +, Knights Corner +, Knights Landing + and Knights Mill +
nameXeon Phi +
process22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +