From WikiChip
Difference between revisions of "intel/pentium silver/n5000"
< intel‎ | pentium silver

Line 1: Line 1:
 +
{{title|Pentium Silver N5000}}
 
{{chip
 
{{chip
 
|name=Pentium Silver N5000
 
|name=Pentium Silver N5000
Line 33: Line 34:
 
|package module 1={{packages/intel/fcbga-1090}}
 
|package module 1={{packages/intel/fcbga-1090}}
 
}}
 
}}
−
{{title|Pentium Silver N5000}}
 
−
{{mpu}}
 
 
'''Pentium Silver N5000''' is a [[quad-core]] {{arch|64}} [[x86]] mobile microprocessor introduced by [[Intel]] in 2017. This processor is based on {{intel|Goldmont Plus|l=arch}} microarchitecture and is manufactured on a [[14 nm]] process. The N5000 operates at 1.1 GHz with a burst frequency of 2.7 GHz and a TDP of 6 W. This MPU incorporates Intel's {{intel|HD Graphics 605}} [[GPU]] operating at 200 MHz with a burst frequency of 750 MHz.
 
'''Pentium Silver N5000''' is a [[quad-core]] {{arch|64}} [[x86]] mobile microprocessor introduced by [[Intel]] in 2017. This processor is based on {{intel|Goldmont Plus|l=arch}} microarchitecture and is manufactured on a [[14 nm]] process. The N5000 operates at 1.1 GHz with a burst frequency of 2.7 GHz and a TDP of 6 W. This MPU incorporates Intel's {{intel|HD Graphics 605}} [[GPU]] operating at 200 MHz with a burst frequency of 750 MHz.
 +
 +
 +
{{unknown features}}
 +
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/goldmont_plus#Memory_Hierarchy|l1=Goldmont Plus § Cache}}
 +
{{cache size
 +
|l1 cache=256 KiB
 +
|l1i cache=128 KiB
 +
|l1i break=4x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1d cache=96 KiB
 +
|l1d break=4x24 KiB
 +
|l1d desc=6-way set associative
 +
|l1d policy=write-back
 +
|l2 cache=4 MiB
 +
|l2 break=2x2 MiB
 +
|l2 desc=16-way set associative
 +
|l2 policy=write-back
 +
}}

Revision as of 11:33, 11 December 2017

Edit Values
Pentium Silver N5000
gemini lake (front).png
General Info
DesignerIntel
ManufacturerIntel
Model NumberN5000
Part NumberFH8068003067406
S-SpecSR3RZ
MarketMobile
IntroductionDecember 11, 2017 (announced)
December 11, 2017 (launched)
Release Price$161.00
ShopAmazon
General Specs
FamilyPentium Silver
Series5000
LockedYes
Frequency1,100 MHz
Turbo Frequency2,700 MHz (1 core)
Clock multiplier11
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureGoldmont Plus
Core NameGemini Lake
Core SteppingB0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores4
Threads4
Max Memory8 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
SDP4.8 W
TDP6 W
Packaging
PackageFCBGA-1090 (BGA)
Dimension25 mm x 24 mm
Contacts1090

Pentium Silver N5000 is a quad-core 64-bit x86 mobile microprocessor introduced by Intel in 2017. This processor is based on Goldmont Plus microarchitecture and is manufactured on a 14 nm process. The N5000 operates at 1.1 GHz with a burst frequency of 2.7 GHz and a TDP of 6 W. This MPU incorporates Intel's HD Graphics 605 GPU operating at 200 MHz with a burst frequency of 750 MHz.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Cache

Main article: Goldmont Plus § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L1D$96 KiB
98,304 B
0.0938 MiB
4x24 KiB6-way set associativewrite-back
L2$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  2x2 MiB16-way set associativewrite-back
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/pentium_silver/n5000&oldid=68963"
Facts about "Pentium Silver N5000 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Pentium Silver N5000 - Intel#package +
base frequency1,100 MHz (1.1 GHz, 1,100,000 kHz) +
clock multiplier11 +
core count4 +
core nameGemini Lake +
core steppingB0 +
designerIntel +
familyPentium Silver +
first announcedDecember 11, 2017 +
first launchedDecember 11, 2017 +
full page nameintel/pentium silver/n5000 +
has locked clock multipliertrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size256 KiB (262,144 B, 0.25 MiB) +
l1d$ description6-way set associative +
l1d$ size96 KiB (98,304 B, 0.0938 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description16-way set associative +
l2$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
ldateDecember 11, 2017 +
main imageFile:gemini lake (front).png +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
microarchitectureGoldmont Plus +
model numberN5000 +
namePentium Silver N5000 +
packageFCBGA-1090 +
part numberFH8068003067406 +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 161.00 (€ 144.90, £ 130.41, ¥ 16,636.13) +
s-specSR3RZ +
sdp4.8 W (4,800 mW, 0.00644 hp, 0.0048 kW) +
series5000 +
smp max ways1 +
tdp6 W (6,000 mW, 0.00805 hp, 0.006 kW) +
technologyCMOS +
thread count4 +
turbo frequency (1 core)2,700 MHz (2.7 GHz, 2,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +