From WikiChip
Difference between revisions of "amd/microarchitectures/vega"
< amd‎ | microarchitectures

Line 25: Line 25:
 
| {{amd|Raven Ridge|l=core}} || Mobile processors based on {{\\|Zen}} CPUs and a Vega GPU
 
| {{amd|Raven Ridge|l=core}} || Mobile processors based on {{\\|Zen}} CPUs and a Vega GPU
 
|}
 
|}
 +
 +
== Models ==
 +
{| class="wikitable tc2 tc3"
 +
|-
 +
! colspan="3" | Vega [[IGP]] Models !! colspan="10" | Standards
 +
|-
 +
! rowspan="2" | Name !! rowspan="2" | Compute Units !! rowspan="2" | Shaders!! colspan="2" | [[Vulkan]] !! colspan="3" | [[Direct3D]] !! colspan="2" | [[OpenGL]] !! colspan="2" | [[OpenCL]]
 +
|-
 +
| Windows || Linux || Windows || Linux || [[High Level Shading Language|HLSL]] || Windows || Linux || Windows || Linux
 +
|-
 +
| Vega 8 || 8|| 512 || rowspan="2" colspan="2" style="text-align: center;" | '''-''' || rowspan="2" style="text-align: center;" | '''12''' || rowspan="2" style="text-align: center;" | '''N/A''' || rowspan="2" style="text-align: center;" | '''-''' || rowspan="2" style="text-align: center;" | '''4.6''' || rowspan="2" style="text-align: center;" | '''4.6''' || rowspan="2" style="text-align: center;" colspan="2" | '''2.2'''
 +
|-
 +
| Vega 10 || 10|| 640
 +
|}
 +
 +
{| class="wikitable tc2 tc3"
 +
|-
 +
! colspan="3" | Vega Dedicated Models !! colspan="10" | Standards
 +
|-
 +
! rowspan="2" | Name !! rowspan="2" | Compute Units !! rowspan="2" | Shaders!! colspan="2" | [[Vulkan]] !! colspan="3" | [[Direct3D]] !! colspan="2" | [[OpenGL]] !! colspan="2" | [[OpenCL]]
 +
|-
 +
| Windows || Linux || Windows || Linux || [[High Level Shading Language|HLSL]] || Windows || Linux || Windows || Linux
 +
|-
 +
| Vega 56 || 56|| 3584 || rowspan="2" colspan="2" style="text-align: center;" | '''-''' || rowspan="2" style="text-align: center;" | '''-''' || rowspan="2" style="text-align: center;" | '''N/A''' || rowspan="2" style="text-align: center;" | '''-''' || rowspan="2" style="text-align: center;" | '''-''' || rowspan="2" style="text-align: center;" | '''-''' || rowspan="2" style="text-align: center;" colspan="2" | '''-'''
 +
|-
 +
| Vega 64 || 64|| 4096
 +
|}
 +
 +
== Hardware Accelerated Video ==
 +
{{zen with vega hardware accelerated video table|col=1}}
  
 
== Process Technology ==
 
== Process Technology ==
Line 81: Line 111:
 
== See Also ==
 
== See Also ==
 
* [[list of microarchitectures]]
 
* [[list of microarchitectures]]
 +
* [[intel/microarchitectures|gen9]]
 +
* {{amd|Raven Ridge|l=core}}

Revision as of 16:15, 27 October 2017

Edit Values
Vega µarch
General Info
Arch TypeGPU
DesignerAMD
ManufacturerGlobalFoundries
Introduction2017
Process14 nm
Succession

Vega (also known as Graphics core next 5th generation) is a microarchitecture developed by AMD as a successor to Arctic Islands.

Codenames

Codename Description
Raven Ridge Mobile processors based on Zen CPUs and a Vega GPU

Models

Vega IGP Models Standards
Name Compute Units Shaders Vulkan Direct3D OpenGL OpenCL
Windows Linux Windows Linux HLSL Windows Linux Windows Linux
Vega 8 8 512 - 12 N/A - 4.6 4.6 2.2
Vega 10 10 640
Vega Dedicated Models Standards
Name Compute Units Shaders Vulkan Direct3D OpenGL OpenCL
Windows Linux Windows Linux HLSL Windows Linux Windows Linux
Vega 56 56 3584 - - N/A - - - -
Vega 64 64 4096

Hardware Accelerated Video

Process Technology

See also: 14 nm process

Vega is manufactured on Global Foundries 14 nm process.

Architecture

amd gpu roadmap.png
Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Key changes from Arctic Islands

  • New programmable geometry pipeline
    • Up to 2x throughput
    • Primitive shaders
    • Improved workload balancing
  • Tile based rendering
  • New low precision instructions
    • Half precision floating point with 2x performance
    • 8 bit integer with 4x performance
  • 15% higher clock speeds
  • HBM 2
    • 2x bandwidth
    • 4x memory capacity
  • New memory controller
  • Render back-end is now a client of the L2 cache
  • The instruction buffer has been enlarged


HBM 2

Vega makes use of 2 stacks of HBM 2 (High bandwidth memory).

single stack HBM 1 HBM 2
dies 4 + 1
4 dram die, 1 control die
2-8 + 1
2,4 or 8 dram die, 1 control die
Gb/die 2Gb 8Gb
total Gb 8Gb 16-64Gb
bus width 1024 1024
clock speed 500 MHz 945 MHz
bandwidth 128 GB/s 238 GB/s

References

  • AMD 2017 Financial Analyst Day, May 16, 2017

Documents

See Also

codenameVega +
designerAMD +
first launched2017 +
full page nameamd/microarchitectures/vega +
instance ofmicroarchitecture +
manufacturerGlobalFoundries +
microarchitecture typeGPU +
nameVega +
process14 nm (0.014 μm, 1.4e-5 mm) +