Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "hisilicon/k3/k3v2"
| Line 53: | Line 53: | ||
|bandwidth schan=3.35 GiB/s | |bandwidth schan=3.35 GiB/s | ||
|bandwidth dchan=6.71 GiB/s | |bandwidth dchan=6.71 GiB/s | ||
| + | }} | ||
| + | |||
| + | == Graphics == | ||
| + | {{integrated graphics | ||
| + | | gpu = GC4000 | ||
| + | | designer = Vivante | ||
| + | | execution units = 16 | ||
| + | | max displays = 1 | ||
| + | | frequency = 480 MHz | ||
| + | |||
| + | | output crt = | ||
| + | | output sdvo = | ||
| + | | output dsi = Yes | ||
| + | | output edp = | ||
| + | | output dp = | ||
| + | | output hdmi = | ||
| + | | output vga = | ||
| + | | output dvi = | ||
| + | |||
| + | | directx ver = 11 | ||
| + | | opengl es ver = 3.1 | ||
| + | | openvg ver = 1.1 | ||
| + | | opencl ver = 1.2 | ||
| + | | opengl ver = 3.0 | ||
| + | |||
| + | | max res dsi = 1920x1200 | ||
| + | | max res dsi freq = | ||
}} | }} | ||
Revision as of 05:07, 6 September 2017
Template:mpu K3V2 is a 32-bit quad-core mobile ARM microprocessor introduced by HiSilicon in early 2012. This chip, which is fabricated on a 40 nm process, incorporates four Cortex-A9 cores operating at 1.2 GHz. The K3V2 integrated Vivante's GC4000 (16 cores) IGP and supports up to 2 channels of LPDDR2-900 memory.
Cache
- Main article: Cortex-A9 § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Graphics
Facts about "K3V2 - HiSilicon"
| has ecc memory support | false + |
| integrated gpu | GC4000 + |
| integrated gpu base frequency | 480 MHz (0.48 GHz, 480,000 KHz) + |
| integrated gpu designer | Vivante + |
| integrated gpu execution units | 16 + |
| l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l1d$ description | 4-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| max memory bandwidth | 6.71 GiB/s (6,871.04 MiB/s, 7.205 GB/s, 7,204.808 MB/s, 0.00655 TiB/s, 0.0072 TB/s) + |
| max memory channels | 2 + |
| supported memory type | LPDDR2-900 + |