From WikiChip
Difference between revisions of "hisilicon/k3/k3v2"
< hisilicon‎ | k3

Line 26: Line 26:
 
|package module 1={{packages/hisilicon/tfbga-576}}
 
|package module 1={{packages/hisilicon/tfbga-576}}
 
}}
 
}}
 +
'''K3V2''' is a {{arch|32}} [[quad-core]] mobile [[ARM]] microprocessor introduced by [[HiSilicon]] in early [[2012]]. This chip, which is fabricated on a [[40 nm process]], incorporates four {{armh|Cortex-A9|l=arch}} cores operating at 1.2 GHz. The K3V2 integrated [[Vivante]]'s {{vivante|GC4000}} (16 cores) [[IGP]] and supports up to 2 channels of LPDDR2-900 memory.

Revision as of 03:39, 6 September 2017

Template:mpu K3V2 is a 32-bit quad-core mobile ARM microprocessor introduced by HiSilicon in early 2012. This chip, which is fabricated on a 40 nm process, incorporates four Cortex-A9 cores operating at 1.2 GHz. The K3V2 integrated Vivante's GC4000 (16 cores) IGP and supports up to 2 channels of LPDDR2-900 memory.

Retrieved from "https://en.wikichip.org/w/index.php?title=hisilicon/k3/k3v2&oldid=63629"