From WikiChip
					
    Difference between revisions of "intel/xeon gold/6132"    
                	
														| Line 146: | Line 146: | ||
| |kpt=Yes | |kpt=Yes | ||
| |ptt=Yes | |ptt=Yes | ||
| + | |intelrunsure=Yes | ||
| |mbe=Yes | |mbe=Yes | ||
| |isrt=No | |isrt=No | ||
Revision as of 01:41, 12 July 2017
Template:mpu Xeon Gold 6132 is a 64-bit tetradeca-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6132, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 2.6 GHz with a TDP of 140 W and a turbo boost frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
Contents
Cache
- Main article: Skylake § Cache
|  | Cache Organization  Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. | ||||||||||||||||||||||||||||||||||||
| 
 | |||||||||||||||||||||||||||||||||||||
Memory controller
|  | Integrated Memory Controller | |||||||||||||
| 
 | ||||||||||||||
Expansions
|  | Expansion Options | |||||||
| 
 | ||||||||
Features
[Edit/Modify Supported Features]
|  | Supported x86 Extensions & Processor Features | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| 
 
 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Facts about "Xeon Gold 6132  - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Gold 6132 - Intel#io + | 
| has advanced vector extensions | true + | 
| has advanced vector extensions 2 | true + | 
| has advanced vector extensions 512 | true + | 
| has ecc memory support | true + | 
| has extended page tables support | true + | 
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Transactional Synchronization Extensions + | 
| has intel enhanced speedstep technology | true + | 
| has intel speed shift technology | true + | 
| has intel trusted execution technology | true + | 
| has intel turbo boost technology 2 0 | true + | 
| has intel vpro technology | true + | 
| has intel vt-d technology | true + | 
| has intel vt-x technology | true + | 
| has second level address translation support | true + | 
| has simultaneous multithreading | true + | 
| has transactional synchronization extensions | true + | 
| has x86 advanced encryption standard instruction set extension | true + | 
| l1$ size | 896 KiB (917,504 B, 0.875 MiB) + | 
| l1d$ description | 8-way set associative + | 
| l1d$ size | 448 KiB (458,752 B, 0.438 MiB) + | 
| l1i$ description | 8-way set associative + | 
| l1i$ size | 448 KiB (458,752 B, 0.438 MiB) + | 
| l2$ description | 16-way set associative + | 
| l2$ size | 14 MiB (14,336 KiB, 14,680,064 B, 0.0137 GiB) + | 
| l3$ description | 11-way set associative + | 
| l3$ size | 19.25 MiB (19,712 KiB, 20,185,088 B, 0.0188 GiB) + | 
| max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + | 
| max memory channels | 6 + | 
| max pcie lanes | 48 + | 
| supported memory type | DDR4-2666 + |