From WikiChip
Difference between revisions of "intel/core i7ee/i7-940xm"
m (Bot: Automated text replacement (-|avx512=No +)) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
Line 1: | Line 1: | ||
{{intel title|Core i7-940XM Extreme Edition}} | {{intel title|Core i7-940XM Extreme Edition}} | ||
− | {{ | + | {{chip |
| name = Core i7-940XM Extreme Edition | | name = Core i7-940XM Extreme Edition | ||
| no image = Yes | | no image = Yes |
Revision as of 15:24, 13 December 2017
Edit Values | |
Core i7-940XM Extreme Edition | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | i7-940XM |
Part Number | BY80607002526AE |
S-Spec | SLBSC Q4AP (QS) |
Market | Mobile |
Introduction | February 5, 2010 (announced) June 22, 2010 (launched) |
End-of-life | September 30, 2011 (last order) December, 2011 (last shipment) |
Release Price | $1096.00 |
Shop | Amazon |
General Specs | |
Family | Core i7EE |
Series | Core i7-900 |
Locked | No |
Frequency | 2,133.33 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 3,333.33 MHz (1 core), 3,199.99 MHz (2 cores), 2,399.99 MHz (3 cores), 2,399.99 MHz (4 cores) |
Bus type | DMI |
Bus rate | 2.5 GT/s |
Clock multiplier | 16 |
CPUID | 106E5 |
Microarchitecture | |
Microarchitecture | Nehalem |
Platform | Calpella |
Chipset | Ibex Peak |
Core Name | Clarksfield |
Core Family | 6 |
Core Model | 30 |
Core Stepping | B1 |
Process | 45 nm |
Transistors | 774,000,000 |
Technology | CMOS |
Die | 296 mm² |
Word Size | 64 bit |
Cores | 4 |
Threads | 8 |
Max Memory | 8 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 55 W |
OP Temperature | 0 °C – 100 °C |
The Core i7-940XM Extreme Edition is a 64-bit quad-core microprocessor introduced by Intel in early 2010 for the mobile market. The Core i7-940XM EE, which operated at 2.13 GHz with turbo frequency of up to 3.33 GHz for a single core was Intel's flagship mobile processor for the Nehalem microarchitecture. The 940XM is identical to the i7-920XM but with a faster clock. The chip is manufactured in 45 nm process. The i7-940XM supports 8GB of memory and has a thermal design power of 55 W.
Cache
- Main article: Nehalem § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||||
|
Graphics
This MPU has no integrated graphics processing unit.
Expansions
Expansion Options
|
||||||||
|
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||
|
See also
Facts about "Core i7-940XM Extreme Edition - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-940XM Extreme Edition - Intel#io + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d + and Extended Page Tables + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 1 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
supported memory type | DDR3-1333 + |