Difference between revisions of "amd/athlon mp/amsn2200dkt3c"

	Edit Values
	AMD Athlon MP 2200+
	General Info
Designer	AMD
Manufacturer	AMD
Model Number	Athlon MP 2200+
Part Number	AMSN2200DKT3C
Market	Server
Introduction	August 27, 2002 (announced); August 27, 2002 (launched)
Release Price	$224
Shop	Amazon
	General Specs
Family	Athlon MP
Locked	Yes
Frequency	1,800 MHz
Bus type	FSB
Bus speed	133 MHz
Bus rate	266 MT/s
Clock multiplier	13.5
CPUID	680, 681
	Microarchitecture
Microarchitecture	K7
Platform	Athlon MP
Chipset	AMD-760MP
Core Name	Thoroughbred
Core Family	6
Core Model	8
Core Stepping	0, 1
Process	130 nm
Transistors	37,200,000
Technology	CMOS
Die	85 mm²
Word Size	32 bit
Cores	1
Threads	1
Max Memory	4 GiB
	Multiprocessing
Max SMP	2-Way (Multiprocessor)
	Electrical
Vcore	1.65 V
TDP	60 W
TDP (Typical)	54.5 W
Tjunction	0 °C – 90 °C
Tcase	0 °C – 90 °C
Tstorage	-40 °C – 100 °C
	Packaging
Package	OPGA-453 (PGA)
Dimension	49.53 mm x 49.53 mm x 1.942 mm
Pitch	1.27 mm
Pins	453
Interconnect	Socket A (PGA-462)

Latest revision as of 14:20, 13 December 2017

The Athlon MP 2200+ (OPN AMSN2200DKT3C) based on the Thoroughbred core was a 32-bit x86 multiprocessor developed by AMD and introduced in late 2002 for the server and workstation market. This MPU operated at 1.8 GHz with a FSB transfer rate of 266 MT/s (13.5 multiplier), was manufactured on a newer 130 nm copper processor technology in Fab 30 in Dresden, Germany.

Cache[edit]

Main article: K7 § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

128 KiB

131,072 B
0.125 MiB

L1I$	64 KiB 65,536 B 0.0625 MiB	1x64 KiB	2-way set associative
L1D$	64 KiB 65,536 B 0.0625 MiB	1x64 KiB	2-way set associative

L2$

256 KiB

0.25 MiB
262,144 B
2.441406e-4 GiB

		1x256 KiB	16-way set associative

Graphics[edit]

This MPU has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
3DNow!	3DNow! Extension
E3DNow!	Extended 3DNow! Extension
SSE	Streaming SIMD Extensions

x86-16	16-bit x86
x86-32	32-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
SmartMP	SmartMP Technology

Advanced Configuration and Power Interface
- Halt State
- Stop Grant State

Documents[edit]

Datasheets[edit]

AMD Athlon MP Processor Model 8 Data Sheet for Multiprocessor Platforms; Publication # 25722 Rev. E; Issue Date: March 2003.

Others[edit]

System Considerations for Dual AMD Athlon MP Processors in Tower and 1U Form Factors; Publication # 25325; Rev: B; August 2002.

@@ Line 1: / Line 1: @@
 {{amd title|Athlon MP 2200+}}
-{{mpu
+{{chip
 | name                = AMD Athlon MP 2200+
 | no image            = yes

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Athlon MP 2200+ - AMD#package +
base frequency	1,800 MHz (1.8 GHz, 1,800,000 kHz) +
bus rate	266 MT/s (0.266 GT/s, 266,000 kT/s) +
bus speed	133 MHz (0.133 GHz, 133,000 kHz) +
bus type	FSB +
chipset	AMD-760MP +
clock multiplier	13.5 +
core count	1 +
core family	6 +
core model	8 +
core name	Thoroughbred +
core stepping	0 + and 1 +
core voltage	1.65 V (16.5 dV, 165 cV, 1,650 mV) +
cpuid	680 + and 681 +
designer	AMD +
die area	85 mm² (0.132 in², 0.85 cm², 85,000,000 µm²) +
family	Athlon MP +
first announced	August 27, 2002 +
first launched	August 27, 2002 +
full page name	amd/athlon mp/amsn2200dkt3c +
has amd smartmp technology	true +
has feature	SmartMP Technology +, ACPI +, Halt State + and Stop Grant State +
has locked clock multiplier	true +
has multiprocessing support	true +
instance of	microprocessor +
l1$ size	128 KiB (131,072 B, 0.125 MiB) +
l1d$ description	2-way set associative +
l1d$ size	64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description	2-way set associative +
l1i$ size	64 KiB (65,536 B, 0.0625 MiB) +
l2$ description	16-way set associative +
l2$ size	0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
ldate	August 27, 2002 +
manufacturer	AMD +
market segment	Server +
max case temperature	363.15 K (90 °C, 194 °F, 653.67 °R) +
max cpu count	2 +
max junction temperature	363.15 K (90 °C, 194 °F, 653.67 °R) +
max memory	4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature	373.15 K (100 °C, 212 °F, 671.67 °R) +
microarchitecture	K7 +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	233.15 K (-40 °C, -40 °F, 419.67 °R) +
model number	Athlon MP 2200+ +
name	AMD Athlon MP 2200+ +
package	OPGA-453 +
part number	AMSN2200DKT3C +
platform	Athlon MP +
process	130 nm (0.13 μm, 1.3e-4 mm) +
release price	$ 224.00 (€ 201.60, £ 181.44, ¥ 23,145.92) +
smp max ways	2 +
tdp	60 W (60,000 mW, 0.0805 hp, 0.06 kW) +
tdp (typical)	54.5 W (54,500 mW, 0.0731 hp, 0.0545 kW) +
technology	CMOS +
thread count	1 +
transistor count	37,200,000 +
word size	32 bit (4 octets, 8 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas