From WikiChip
Difference between revisions of "intrinsity/fastmath/fastmath-3"
< intrinsity‎ | fastmath

m (Bot: corrected param)
m (Bot: moving all {{mpu}} to {{chip}})
 
Line 1: Line 1:
 
{{intrinsity title|FastMATH 3 GHz}}
 
{{intrinsity title|FastMATH 3 GHz}}
−
{{mpu
+
{{chip
 
| name                = FastMATH 3 GHz
 
| name                = FastMATH 3 GHz
 
| no image            = Yes
 
| no image            = Yes

Latest revision as of 15:31, 13 December 2017

Edit Values
FastMATH 3 GHz
General Info
DesignerIntrinsity
ManufacturerTSMC
Model NumberFastMATH-3
MarketEmbedded
Introduction2003 (announced)
General Specs
FamilyFastMATH
Frequency3,000 MHz
Bus typeRapidIO
Bus speed500 MHz
Bus rate4 GT/s
Microarchitecture
MicroarchitectureFashMATH
Process130 nm
TechnologyDynamic CMOS
Word Size32 bit
Cores1
Threads1
Max Memory1 GiB
Electrical
Vcore1.25 V

The FastMATH 3 GHz was a microprocessor developed by Intrinsity operating at 3 GHz. The processor incorporates a high-performance MIPS CPU along with a powerful matrix and vector math unit.

Cache[edit]

Main article: FastMATH § Cache
Cache Info [Edit Values]
L1I$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 256 blocks × 16 words/block
L1D$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 256 blocks × 16 words/block write-through or write-back mode
L2$ 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
1x1 MiB 4-way set associative (configurable as SRAM in 256 KiB increments)

Graphics[edit]

This SoC has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR-400
Controllers 1
Channels 2
Max memory 1 GB

Matrix and Vector Unit[edit]

  • SIMD architecture
  • Operates on 4x4 array of 32-bit elements
  • Fixed-point matrix, vector, and scalar data types

Features[edit]

  • JTAG interface
  • 8-bit or 32-bit wide bus operates up to 66 MHz


Retrieved from "https://en.wikichip.org/w/index.php?title=intrinsity/fastmath/fastmath-3&oldid=71120"
Facts about "FastMATH 3 GHz - Intrinsity"
RDF feed
has featureJTAG +
l1d$ description256 blocks × 16 words/block +
l1d$ size16 KiB (16,384 B, 0.0156 MiB) +
l1i$ description256 blocks × 16 words/block +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +
l2$ description4-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +