From WikiChip
Difference between revisions of "64-bit architecture"
(→64-bit microprocessors) |
|||
Line 27: | Line 27: | ||
* {{cavium|OCTEON}} | * {{cavium|OCTEON}} | ||
* {{cavium|OCTEON Plus}} | * {{cavium|OCTEON Plus}} | ||
+ | }} | ||
+ | </div> | ||
+ | |||
+ | === [[POWER]] === | ||
+ | <div style="margin: 30px;"> | ||
+ | '''IBM''' | ||
+ | {{collist | ||
+ | | count=1 | ||
+ | | width=750px | ||
+ | | | ||
+ | * {{ibm|POWER8}} | ||
+ | * {{ibm|POWER9}} | ||
}} | }} | ||
</div> | </div> |
Revision as of 12:21, 5 October 2017
The 64-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 64 bits or 8 octets. These architectures typically have a matching register file with registers width of 64 bits.
Contents
64-bit microprocessors
Alpha
DEC
ARM
MIPS
Cavium
POWER
x86
AMD
- A10
- A8
- Athlon 64
- Athlon 64 X2
- Athlon II X2
- Athlon II X3
- Athlon II X4
- Athlon MP
- Athlon X2
- Athlon X4
- Athlon XP
- Athlon XP-M
- EPYC
- Geode NX
- Mobile Athlon 64
- Opteron
- Phenom II X2
- Phenom II X3
- Phenom II X4
- Phenom X3
- Phenom X4
- Ryzen 3
- Ryzen 5
- Ryzen 7
- Sempron
- Turion 64
- Turion 64 X2
- Turion II
- Turion II Ultra
- Turion X2 Ultra
Intel
Other
This list is incomplete; you can help by expanding it.
Research/University
- Princeton
This list is incomplete; you can help by expanding it.
64-bit microcontrollers
This section is empty; you can help add the missing info by editing this page. |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |