Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/atom/z510p"
| Line 50: | Line 50: | ||
| thread count = 2 | | thread count = 2 | ||
| max cpus = 1 | | max cpus = 1 | ||
| + | |||
| + | | electrical = Yes | ||
| + | | power = | ||
| + | | average power = 220 mW | ||
| + | | idle power = 100 mW | ||
| + | | v core min = 0.80 V | ||
| + | | v core max = 1.1 V | ||
| + | | sdp = | ||
| + | | tdp = 2 W | ||
| + | | tjunc min = 0 °C | ||
| + | | tjunc max = 90 °C | ||
| + | | tcase min = 0 °C | ||
| + | | tcase max = 70 °C | ||
| + | | tstorage min = -40 °C | ||
| + | | tstorage max = 85 °C | ||
| package module 1 = {{packages/intel/fcbga-437}} | | package module 1 = {{packages/intel/fcbga-437}} | ||
| − | }}'''Z510P''' is an ultra-low power {{arch|32}} [[x86]] microprocessor introduced by [[Intel]] in early 2009 specifically for Mobile Internet Devices (MID). The Z510P, which is based on the {{intel|Bonnell|l=arch}} microarchitecture ({{intel|Silverthorne|l=core}} core), is manufactured on a [[45 nm process]]. This processor operates at 1.1 Ghz with a TDP of 2.2 W. The MPU features a legacy 400 MT/s [[front-side bus]] capable of communicating with the {{intel|Poulsbo|l=chipset}} chipset in both low-power [[CMOS]] mode as well as normal [[GTL]] mode (which also works with other chipsets). | + | }} |
| + | '''Z510P''' is an ultra-low power {{arch|32}} [[x86]] microprocessor introduced by [[Intel]] in early 2009 specifically for Mobile Internet Devices (MID). The Z510P, which is based on the {{intel|Bonnell|l=arch}} microarchitecture ({{intel|Silverthorne|l=core}} core), is manufactured on a [[45 nm process]]. This processor operates at 1.1 Ghz with a TDP of 2.2 W. The MPU features a legacy 400 MT/s [[front-side bus]] capable of communicating with the {{intel|Poulsbo|l=chipset}} chipset in both low-power [[CMOS]] mode as well as normal [[GTL]] mode (which also works with other chipsets). | ||
| + | |||
| + | This model is identical to the {{\\|Z510}} but comes in a large package. | ||
Revision as of 17:22, 1 April 2017
Template:mpu Z510P is an ultra-low power 32-bit x86 microprocessor introduced by Intel in early 2009 specifically for Mobile Internet Devices (MID). The Z510P, which is based on the Bonnell microarchitecture (Silverthorne core), is manufactured on a 45 nm process. This processor operates at 1.1 Ghz with a TDP of 2.2 W. The MPU features a legacy 400 MT/s front-side bus capable of communicating with the Poulsbo chipset in both low-power CMOS mode as well as normal GTL mode (which also works with other chipsets).
This model is identical to the Z510 but comes in a large package.