From WikiChip
Difference between revisions of "intel/xeon e3/e3-1505m v6"
< intel

Line 38: Line 38:
 
| clock multiplier    = 20
 
| clock multiplier    = 20
 
| cpuid              =  
 
| cpuid              =  
 +
 +
| isa family          = x86
 +
| isa                = x86-64
 +
| microarch          = Kaby Lake
 +
| platform            = Kaby Lake
 +
| chipset            = Sunrise Point
 +
| chipset 2          = Union Point
 +
| core name          = Kaby Lake W
 +
| core family        =
 +
| core model          =
 +
| core stepping      =
 +
| process            = 14 nm
 +
| transistors        =
 +
| technology          = CMOS
 +
| die area            =
 +
| die width          =
 +
| die length          =
 +
| word size          = 64 bit
 +
| core count          = 4
 +
| thread count        = 8
 +
| max cpus            = 1
 +
| max memory          = 64 GiB
 
}}
 
}}

Revision as of 19:17, 8 January 2017

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e3/e3-1505m_v6&oldid=35820"