From WikiChip
Difference between revisions of "intel/core i7/i7-660um"
Line 82: | Line 82: | ||
}} | }} | ||
'''Core i7-660UM''' is a {{arch|64}} [[dual-core]] [[x86-64]] mobile microprocessor designed by [[Intel]] and introduced in early [[2010]]. This chip is a first-generation {{intel|Core i7}} processor based on the {{intel|Westmere|l=arch}} microarchitecture and is manufactured on a [[32 nm process]]. This processor operated at a based frequency of 1.33 GHz with a {{intel|Turbo Boost Technology|turbo frequency}} of 2.4 GHz and a TDP of 18 W. This MPU came with a {{intel|HD Graphics (Ironlake)}} [[IGP]] operating at 166 MHz with a max burst frequency of 500 MHz. | '''Core i7-660UM''' is a {{arch|64}} [[dual-core]] [[x86-64]] mobile microprocessor designed by [[Intel]] and introduced in early [[2010]]. This chip is a first-generation {{intel|Core i7}} processor based on the {{intel|Westmere|l=arch}} microarchitecture and is manufactured on a [[32 nm process]]. This processor operated at a based frequency of 1.33 GHz with a {{intel|Turbo Boost Technology|turbo frequency}} of 2.4 GHz and a TDP of 18 W. This MPU came with a {{intel|HD Graphics (Ironlake)}} [[IGP]] operating at 166 MHz with a max burst frequency of 500 MHz. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=128 KiB | ||
+ | |l1i cache=64 KiB | ||
+ | |l1i break=2x32 KiB | ||
+ | |l1i desc=4-way set associative | ||
+ | |l1i policy=write-back | ||
+ | |l1d cache=64 KiB | ||
+ | |l1d break=2x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=512 KiB | ||
+ | |l2 break=2x256 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=4 MiB | ||
+ | |l3 break=2x2 MiB | ||
+ | |l3 desc=16-way set associative | ||
+ | |l3 policy=write-back | ||
+ | }} |
Revision as of 15:59, 27 November 2016
Template:mpu Core i7-660UM is a 64-bit dual-core x86-64 mobile microprocessor designed by Intel and introduced in early 2010. This chip is a first-generation Core i7 processor based on the Westmere microarchitecture and is manufactured on a 32 nm process. This processor operated at a based frequency of 1.33 GHz with a turbo frequency of 2.4 GHz and a TDP of 18 W. This MPU came with a HD Graphics (Ironlake) IGP operating at 166 MHz with a max burst frequency of 500 MHz.
Cache
- Main article: Westmere § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Facts about "Core i7-660UM - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-660UM - Intel#package + and Core i7-660UM - Intel#io + |
base frequency | 1,333.33 MHz (1.333 GHz, 1,333,330 kHz) + |
bus links | 1 + |
bus rate | 2,500 MT/s (2.5 GT/s, 2,500,000 kT/s) + |
bus type | DMI 1.0 + |
chipset | Ibex Peak + |
clock multiplier | 10 + |
core count | 2 + |
core family | 6 + |
core model | 37 + |
core name | Arrandale + |
core stepping | K0 + |
designer | Intel + |
device id | 0x0046 + |
die area | 81 mm² (0.126 in², 0.81 cm², 81,000,000 µm²) + |
family | Core i7 + |
first announced | January 7, 2010 + |
first launched | January 7, 2010 + |
full page name | intel/core i7/i7-660um + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Flex Memory Access + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 1 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics (Ironlake) + |
integrated gpu base frequency | 166 MHz (0.166 GHz, 166,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 500 MHz (0.5 GHz, 500,000 KHz) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
ldate | January 7, 2010 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max junction temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
microarchitecture | Westmere + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | i7-660UM + |
name | Intel Core i7-660UM + |
package | BGA-1288 + |
part number | CN80617005187AB + |
part of | Ultra-Low Power + |
platform | Calpella + |
process | 32 nm (0.032 μm, 3.2e-5 mm) + |
release price | $ 317.00 (€ 285.30, £ 256.77, ¥ 32,755.61) + |
s-spec | SLBSS + |
series | i7-600 + |
smp max ways | 1 + |
supported memory type | DDR3-800 + |
tdp | 18 W (18,000 mW, 0.0241 hp, 0.018 kW) + |
technology | CMOS + |
thread count | 4 + |
transistor count | 382,000,000 + |
turbo frequency (1 core) | 2,399.99 MHz (2.4 GHz, 2,399,990 kHz) + |
turbo frequency (2 cores) | 1,999.99 MHz (2 GHz, 1,999,990 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |