From WikiChip
Difference between revisions of "amd/athlon mp/ahx1200dhs3c"
< amd‎ | athlon mp

Line 72: Line 72:
 
| socket 0 type      = PGA-462
 
| socket 0 type      = PGA-462
 
}}
 
}}
−
'''Athlon MP 1200''' (OPN ''AHX1200DHS3C'') based on the {{amd|Palomino|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in [[2001]] for the server and workstation market. This low-voltage model operated at 1.2 GHz with a FSB transfer rate of 266 MHz.
+
'''Athlon MP 1200''' (OPN ''AHX1200DHS3C'') based on the {{amd|Palomino|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in [[2001]] for the server and workstation market. This low-voltage model operated at 1.2 GHz with a FSB transfer rate of 266 MT/s.

Revision as of 00:07, 17 November 2016

Template:mpu Athlon MP 1200 (OPN AHX1200DHS3C) based on the Palomino core was a 32-bit x86 multiprocessor developed by AMD and introduced in 2001 for the server and workstation market. This low-voltage model operated at 1.2 GHz with a FSB transfer rate of 266 MT/s.

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/athlon_mp/ahx1200dhs3c&oldid=27671"