From WikiChip
Difference between revisions of "amd/duron/dhd900amt1b"
Line 79: | Line 79: | ||
| socket 0 type = PGA-462 | | socket 0 type = PGA-462 | ||
}} | }} | ||
− | The '''Duron 900''' based on the Morgan core was a {{arch|32}} [[x86]] [[microprocessor]] developed by [[AMD]] and introduced in early 2001. This model was part of the second generation of the {{amd|Duron}} family. Designed based on AMD's {{amd|microarchitecture/k7|K7}} (a {{amd|Thunderbird}}-derivative) on a [[180 nm process]], this MPU operated at 900 MHz with a bus capable of 200 MT/s with a max TDP of 42.7 W | + | The '''Duron 900''' based on the {{amd|Morgan|l=core}} core was a {{arch|32}} [[x86]] [[microprocessor]] developed by [[AMD]] and introduced in early 2001. This model was part of the second generation of the {{amd|Duron}} family. Designed based on AMD's {{amd|microarchitecture/k7|K7}} (a {{amd|Thunderbird}}-derivative) on a [[180 nm process]], this MPU operated at 900 MHz with a bus capable of 200 MT/s with a max TDP of 42.7 W and a typical TDP of 39.2 W. |
== Cache == | == Cache == |
Revision as of 12:18, 23 October 2016
Template:mpu The Duron 900 based on the Morgan core was a 32-bit x86 microprocessor developed by AMD and introduced in early 2001. This model was part of the second generation of the Duron family. Designed based on AMD's K7 (a Thunderbird-derivative) on a 180 nm process, this MPU operated at 900 MHz with a bus capable of 200 MT/s with a max TDP of 42.7 W and a typical TDP of 39.2 W.
Contents
Cache
- Main article: K7 § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
L1D$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
L2$ | 64 KiB 0.0625 MiB 65,536 B 6.103516e-5 GiB |
1x64 KiB 16-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Halt State
- Sleep State
See also
Facts about "Duron 900 (Morgan) - AMD"
base frequency | 900 MHz (0.9 GHz, 900,000 kHz) + |
bus rate | 200 MT/s (0.2 GT/s, 200,000 kT/s) + |
bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
bus type | FSB + |
clock multiplier | 9 + |
core count | 1 + |
core family | 6 + |
core model | 7 + |
core name | Morgan + |
core stepping | 0 + |
core voltage | 1.75 V (17.5 dV, 175 cV, 1,750 mV) + |
core voltage tolerance | 0.15 V + |
cpuid | 670 + |
designer | AMD + |
die area | 105.68 mm² (0.164 in², 1.057 cm², 105,680,000 µm²) + |
family | Duron + |
first announced | April 2, 2001 + |
first launched | April 2, 2001 + |
full page name | amd/duron/dhd900amt1b + |
has feature | Halt State + and Sleep State + |
has locked clock multiplier | true + |
instance of | microprocessor + |
l1d$ description | 2-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |
ldate | April 2, 2001 + |
manufacturer | AMD + |
market segment | Desktop + |
max case temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
microarchitecture | K7 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
model number | Duron 900 + |
name | Duron 900 + |
part number | DHD900AMT1B + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
series | Duron Desktop + |
smp max ways | 1 + |
tdp | 42.7 W (42,700 mW, 0.0573 hp, 0.0427 kW) + |
technology | CMOS + |
thread count | 1 + |
transistor count | 25,180,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |