From WikiChip
Difference between revisions of "64-bit architecture"
(→64-bit system on chips) |
|||
| Line 5: | Line 5: | ||
* Intel | * Intel | ||
** {{intel|Atom}} | ** {{intel|Atom}} | ||
| − | |||
| − | |||
| − | |||
** {{intel|Core i3}} | ** {{intel|Core i3}} | ||
** {{intel|Core i5}} | ** {{intel|Core i5}} | ||
| Line 34: | Line 31: | ||
* Intel | * Intel | ||
** {{intel|Atom}} | ** {{intel|Atom}} | ||
| + | ** {{intel|Atom x3}} | ||
| + | ** {{intel|Atom x5}} | ||
| + | ** {{intel|Atom x7}} | ||
** {{intel|Xeon D}} | ** {{intel|Xeon D}} | ||
* Phytium | * Phytium | ||
Revision as of 02:38, 3 September 2016
The 64-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 64 bits or 8 octets. These architectures typically have a matching register file with registers width of 64 bits.
64-bit microprocessors
- Intel
- AMD
- Princeton
This list is incomplete; you can help by expanding it.
64-bit microcontrollers
| This section is empty; you can help add the missing info by editing this page. |
64-bit system on chips
This list is incomplete; you can help by expanding it.
| This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |