Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon d/d-1518"
(→Networking) |
|||
| Line 24: | Line 24: | ||
| turbo frequency3 = | | turbo frequency3 = | ||
| turbo frequency4 = | | turbo frequency4 = | ||
| − | | bus type = | + | | bus type = DMI 2.0 |
| bus speed = | | bus speed = | ||
| − | | clock multiplier = | + | | clock multiplier = 22 |
| s-spec = SR2DN | | s-spec = SR2DN | ||
| s-spec qs = | | s-spec qs = | ||
| Line 58: | Line 58: | ||
| package = FCBGA1667 | | package = FCBGA1667 | ||
| package type = FCBGA | | package type = FCBGA | ||
| − | | package pitch = | + | | package pitch = 0.7 mm |
| − | | package size = | + | | package size = 37.5 mm x 37.5 mm x 3.557 mm |
| socket = BGA1667 | | socket = BGA1667 | ||
| socket type = BGA | | socket type = BGA | ||
| Line 66: | Line 66: | ||
== Cache == | == Cache == | ||
| − | {{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell | + | {{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}} |
{{cache info | {{cache info | ||
|l1i cache=128 KB | |l1i cache=128 KB | ||
Revision as of 15:33, 7 May 2016
Template:mpu The Xeon D-1518 is a 64-bit quad-core x86-64 microserver SoC that was introduced by Intel in March of 2015. The D-1518 operates at 2 GHz. This chip, which is based on the Broadwell microarchitecture and manufactured in 14 nm process, has a TDP of 35 W and can support up to 128 GB of RAM (DDR3L/DDR4).
Cache
- Main article: Broadwell § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
4x32 KB 8-way set associative (per core) |
| L1D$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
4x32 KB 8-way set associative (per core) |
| L2$ | 1 MB "MB" is not declared as a valid unit of measurement for this property. |
4x256 KB 8-way set associative (per core) |
| L3$ | 6 MB "MB" is not declared as a valid unit of measurement for this property. |
4x1.5 MB (per core) |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
| Integrated Memory Controller | |
| Type | DDR3L-1333, DDR3L-1600, DDR4-1600, DDR4-1867, DDR4-2133 |
| Controllers | 1 |
| Channels | 2 |
| ECC Support | Yes |
| Max memory | 128 GB |
Expansions
Networking
| Networking | |
| SFI interface | Yes |
| KR interface | No |
| KX interface | Yes |
| KX4 interface | No |
| 10Base-T | No |
| 100Base-T | No |
| 1000Base-T | Yes |
| 10GBase-T | Yes |
Features
Facts about "Xeon D-1518 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon D-1518 - Intel#pcie + |
| back image | .png) + |
| base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
| bus type | DMI 2.0 + |
| clock multiplier | 22 + |
| core count | 4 + |
| core family | 6 + |
| core model | 6 + |
| core name | Broadwell DE + |
| core stepping | V2 + |
| designer | Intel + |
| die area | 246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) + |
| family | Xeon D + |
| first announced | March 9, 2015 + |
| first launched | March 9, 2015 + |
| full page name | intel/xeon d/d-1518 + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Secure Key Technology + and OS Guard + |
| has intel enhanced speedstep technology | true + |
| has intel secure key technology | true + |
| has intel supervisor mode execution protection | true + |
| has intel trusted execution technology | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has locked clock multiplier | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
| ldate | March 9, 2015 + |
| main image | .png) + |
| manufacturer | Intel + |
| market segment | Server + and Embedded + |
| max cpu count | 1 + |
| max memory | 131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) + |
| max memory bandwidth | 31.78 GiB/s (32,542.72 MiB/s, 34.124 GB/s, 34,123.515 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
| max memory channels | 2 + |
| max operating temperature | 108 °C + |
| max sata ports | 6 + |
| max usb ports | 4 + |
| microarchitecture | Broadwell + |
| min operating temperature | 0 °C + |
| model number | D-1518 + |
| name | Xeon D-1518 + |
| package | FCBGA-1667 + |
| part number | GG8067402569700 + |
| platform | Grangeville + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 193.00 (€ 173.70, £ 156.33, ¥ 19,942.69) + |
| release price (tray) | $ 193.00 (€ 173.70, £ 156.33, ¥ 19,942.69) + |
| s-spec | SR2DN + |
| series | D-1500 + |
| smp max ways | 1 + |
| supported memory type | DDR4-2133 + |
| tdp | 35 W (35,000 mW, 0.0469 hp, 0.035 kW) + |
| technology | CMOS + |
| thread count | 8 + |
| transistor count | 3,200,000,000 + |
| word size | 64 bit (8 octets, 16 nibbles) + |
.png){kind=link}
.png){kind=link}