From WikiChip
Difference between revisions of "intel/mobile pentium ii"
m |
|||
Line 22: | Line 22: | ||
| socket = | | socket = | ||
}} | }} | ||
− | '''Mobile Pentium II''' was a family of high performance {{intel|P6}}-based microprocessors introduced by [[Intel]] in 1998. | + | '''Mobile Pentium II''' was a family of high performance {{intel|P6}}-based microprocessors introduced by [[Intel]] in [[1998]]. |
== Overview == | == Overview == |
Revision as of 07:49, 30 April 2016
Mobile Pentium II | |
Standard Pentium II logo | |
Developer | Intel |
Manufacturer | Intel |
Type | Microprocessors |
Introduction | May, 1997 (announced) April 2, 1998 (launch) |
ISA | IA-32, MMX |
µarch | P6 |
Word size | 32 bit 4 octets
8 nibbles |
Process | 250 nm 0.25 μm
2.5e-4 mm |
Technology | CMOS |
Clock | 233 MHz-400 MHz |
Mobile Pentium II was a family of high performance P6-based microprocessors introduced by Intel in 1998.
Overview
Mobile Pentium II were originally introduced in April of 1998. Like their desktop counterparts, they were also packaged in a Mini-Cartridge instead of in a socket setup. The package allowed Intel to separate the cache from the die while still keeping everything closely tied together with respect to the back-side bus. The separate (slower) cache die also meant the processor was cheaper to manufacture.
A second wave of chip were released in early 99 which had lower TDP, higher clock, and the cache was once again moved on-die.
Processors
Facts about "Mobile Pentium II - Intel"
designer | Intel + |
first announced | May 1997 + |
first launched | April 2, 1998 + |
full page name | intel/mobile pentium ii + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and MMX + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | P6 + |
name | Mobile Pentium II + |
process | 250 nm (0.25 μm, 2.5e-4 mm) + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |