Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:integrated memory controller"
| Line 2: | Line 2: | ||
| style="text-align: center; background: #ffe5ff; font-size: 16px;" colspan="2" | '''Integrated Memory Controller''' | | style="text-align: center; background: #ffe5ff; font-size: 16px;" colspan="2" | '''Integrated Memory Controller''' | ||
|- | |- | ||
| − | {{#if:{{{type|}}}|{{!-}}|< | + | {{#if:{{{type|}}}|{{!-}}|<div></div>}} |
{{#if:{{{type|}}}|{{!}} '''Type''' {{!}}{{!}} {{{type}}}{{#if:{{{type 1|}}}|, {{{type 1}}}|}}{{#if:{{{type 2|}}}|, {{{type 2}}}|}}{{#if:{{{type 3|}}}|, {{{type 3}}}|}}{{#if:{{{type 4|}}}|, {{{type 4}}}|}}{{#if:{{{type 5|}}}|, {{{type 5}}}|}}|}} | {{#if:{{{type|}}}|{{!}} '''Type''' {{!}}{{!}} {{{type}}}{{#if:{{{type 1|}}}|, {{{type 1}}}|}}{{#if:{{{type 2|}}}|, {{{type 2}}}|}}{{#if:{{{type 3|}}}|, {{{type 3}}}|}}{{#if:{{{type 4|}}}|, {{{type 4}}}|}}{{#if:{{{type 5|}}}|, {{{type 5}}}|}}|}} | ||
| − | {{#if:{{{controllers|}}}|{{!-}}|< | + | {{#if:{{{controllers|}}}|{{!-}}|<div></div>}} |
{{#if:{{{controllers|}}}|{{!}} '''Controllers''' {{!}}{{!}} {{{controllers}}}|}} | {{#if:{{{controllers|}}}|{{!}} '''Controllers''' {{!}}{{!}} {{{controllers}}}|}} | ||
| − | {{#if:{{{channels|}}}|{{!-}}|< | + | {{#if:{{{channels|}}}|{{!-}}|<div></div>}} |
{{#if:{{{channels|}}}|{{!}} '''Channels''' {{!}}{{!}} {{{channels}}}|}} | {{#if:{{{channels|}}}|{{!}} '''Channels''' {{!}}{{!}} {{{channels}}}|}} | ||
| − | {{#if:{{{ecc support|}}}|{{!-}}|< | + | {{#if:{{{ecc support|}}}|{{!-}}|<div></div>}} |
{{#if:{{{ecc support|}}}|{{!}} '''ECC Support''' {{!}}{{!}} {{{ecc support}}}|}} | {{#if:{{{ecc support|}}}|{{!}} '''ECC Support''' {{!}}{{!}} {{{ecc support}}}|}} | ||
| − | {{#if:{{{max bandwidth|}}}|{{!-}}|< | + | {{#if:{{{max bandwidth|}}}|{{!-}}|<div></div>}} |
{{#if:{{{max bandwidth|}}}|{{!}} '''Max bandwidth''' {{!}}{{!}} {{{max bandwidth}}}|}} | {{#if:{{{max bandwidth|}}}|{{!}} '''Max bandwidth''' {{!}}{{!}} {{{max bandwidth}}}|}} | ||
| − | {{#if:{{{max memory|}}}|{{!-}}|< | + | {{#if:{{{bandwidth schan|}}}|{{!-}}|<div></div>}} |
| + | {{#if:{{{bandwidth schan|}}}|{{!}} '''Bandwidth (single)''' {{!}}{{!}} {{{bandwidth schan}}}|}} | ||
| + | {{#if:{{{bandwidth dchan|}}}|{{!-}}|<div></div>}} | ||
| + | {{#if:{{{bandwidth dchan|}}}|{{!}} '''Bandwidth (dual)''' {{!}}{{!}} {{{bandwidth dchan}}}|}} | ||
| + | {{#if:{{{bandwidth tchan|}}}|{{!-}}|<div></div>}} | ||
| + | {{#if:{{{bandwidth tchan|}}}|{{!}} '''Bandwidth (triple)''' {{!}}{{!}} {{{bandwidth tchan}}}|}} | ||
| + | {{#if:{{{bandwidth qchan|}}}|{{!-}}|<div></div>}} | ||
| + | {{#if:{{{bandwidth qchan|}}}|{{!}} '''Bandwidth (quad)''' {{!}}{{!}} {{{bandwidth qchan}}}|}} | ||
| + | {{#if:{{{max memory|}}}|{{!-}}|<div></div>}} | ||
{{#if:{{{max memory|}}}|{{!}} '''Max memory''' {{!}}{{!}} {{{max memory}}}|}} | {{#if:{{{max memory|}}}|{{!}} '''Max memory''' {{!}}{{!}} {{{max memory}}}|}} | ||
|} | |} | ||
Revision as of 09:06, 2 April 2016
| Integrated Memory Controller |