Difference between revisions of "amd/k6-2/k6-2-300amz"

	Edit Values
	K6-2/300AMZ
	General Info
Designer	AMD
Manufacturer	AMD
Model Number	K6-2/300AMZ
Part Number	AMD-K6-2/300AMZ
Market	Mobile
Introduction	March 22, 1999 (announced); March 22, 1999 (launched)
Shop	Amazon
	General Specs
Family	K6-2
Series	K6-2 Mobile
Frequency	300 MHz
Bus type	FSB
Bus speed	100 MHz
Bus rate	100 MT/s
Clock multiplier	3
CPUID	58C
	Microarchitecture
Microarchitecture	K6-2
Platform	Super 7
Core Name	Chomper Extended
Core Family	5
Core Model	8
Core Stepping	12
Process	0.25 µm
Transistors	9,300,000
Technology	CMOS
Die	81 mm²
Word Size	32 bit
Cores	1
Threads	1
Max Memory	4 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
Power dissipation	10 W
Vcore	1.9 V ± 0.1 V
VI/O	3.3675 V ± 7%
Tcase	0 °C – 85 °C
Tstorage	-65 °C – 150 °C

Latest revision as of 19:23, 14 December 2024

K6-2/300AMZ was a 32-bit x86 K6-2-based mobile microprocessor designed and manufactured in 1999 by AMD.

Manufactured using a 0.25 µm process, this MPU operated at 300 MHz with a FSB operating at 100 MHz.

Cache[edit]

Main article: K6-2 § Cache

L2$ can be 512 KiB to 1 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$	32 KiB 32,768 B 0.0313 MiB	1x32 KiB 2-way set associative
L1D$	32 KiB 32,768 B 0.0313 MiB	1x32 KiB 2-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
3DNow!	3DNow! Extension

Auto-power down state
Stop clock state

Documents[edit]

DataSheet[edit]

Mobile AMD-K6-2 Processor Data Sheet; Publication #21896 Revision E/0, May 2000

@@ Line 22: / Line 22: @@
 | series              = K6-2 Mobile
 | locked              =
-| frequency           = 299.99 MHz
+| frequency           = 300 MHz
 | bus type            = FSB
-| bus speed           = 99.99 MHz
+| bus speed           = 100 MHz
-| bus rate            = 99.99 MT/s
+| bus rate            = 100 MT/s
 | clock multiplier    = 3
 | cpuid               = 58C
 | microarch           = K6-2
 | platform            = Super 7
@@ Line 45: / Line 44: @@
 | max cpus            = 1
 | max memory          = 4 GiB
 | power               = 10 W
 | v core              = 1.9 V
@@ Line 62: / Line 59: @@
 | tstorage min        = -65 °C
 | tstorage max        = 150 °C
 | packaging           = Yes
 | package 0           = CPGA-321
@@ Line 76: / Line 72: @@
 | socket 0 2 type     = PGA-321
 }}
-'''K6-2/300AMZ''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based mobile microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 300 MHz with a [[FSB]] operating at 100 MHz.
+'''K6-2/300AMZ''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based mobile microprocessor designed and manufactured in [[1999]] by [[AMD]].
+:Manufactured using a [[0.25 µm process]], this MPU operated at 300 MHz with a ''FSB'' operating at 100 MHz.
 == Cache ==
 {{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}}
-[[L2$]] can be 512 KiB to 1 MiB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip.
+[[L2$]] can be 512 KiB to 1 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.
 {{cache info
-|l1 cache=1
-|l1 break=1
-|l1 desc=555
-|l1 extra=1
 |l1i cache=32 KiB
-|l1i break=en.wikichip.org
+|l1i break=1x32 KiB
 |l1i desc=2-way set associative
-|l1i extra=1
+|l1i extra=
 |l1d cache=32 KiB
-|l1d break=1x32 KiB9JLRUV2g') OR 618=(SELECT 618 FROM PG_SLEEP(15))--
+|l1d break=1x32 KiB
 |l1d desc=2-way set associative
-|l1d extra=1
+|l1d extra=
-|l2 cache=1
+|l2 cache=
-|l2 break=1
+|l2 break=
-|l2 desc=555
+|l2 desc=
-|l2 extra=1
+|l2 extra=
-|l3 cache=1
+|l3 cache=
-|l3 break=1
+|l3 break=
-|l3 desc=555
+|l3 desc=
-|l3 extra=1
+|l3 extra=
-|l4 cache=1
-|l4 break=1
-|l4 desc=555
-|l4 extra=1
 }}

base frequency	300 MHz (0.3 GHz, 300,000 kHz) +
bus rate	100 MT/s (0.1 GT/s, 100,000 kT/s) +
bus speed	100 MHz (0.1 GHz, 100,000 kHz) +
bus type	FSB +
clock multiplier	3 +
core count	1 +
core family	5 +
core model	8 +
core name	Chomper Extended +
core stepping	12 +
core voltage	1.9 V (19 dV, 190 cV, 1,900 mV) +
core voltage tolerance	0.1 V +
cpuid	58C +
designer	AMD +
die area	81 mm² (0.126 in², 0.81 cm², 81,000,000 µm²) +
family	K6-2 +
first announced	March 22, 1999 +
first launched	March 22, 1999 +
full page name	amd/k6-2/k6-2-300amz +
instance of	microprocessor +
io voltage	3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) +
io voltage tolerance	7% +
l1d$ description	2-way set associative +
l1d$ size	32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description	2-way set associative +
l1i$ size	32 KiB (32,768 B, 0.0313 MiB) +
ldate	March 22, 1999 +
manufacturer	AMD +
market segment	Mobile +
max case temperature	358.15 K (85 °C, 185 °F, 644.67 °R) +
max cpu count	1 +
max memory	4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature	423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitecture	K6-2 +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	208.15 K (-65 °C, -85 °F, 374.67 °R) +
model number	K6-2/300AMZ +
name	K6-2/300AMZ +
part number	AMD-K6-2/300AMZ +
platform	Super 7 +
power dissipation	10 W (10,000 mW, 0.0134 hp, 0.01 kW) +
process	250 nm (0.25 μm, 2.5e-4 mm) +
series	K6-2 Mobile +
smp max ways	1 +
technology	CMOS +
thread count	1 +
transistor count	9,300,000 +
word size	32 bit (4 octets, 8 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas