From WikiChip
Difference between revisions of "intel/core i9/i9-12900kf"
< intel‎ | core i9

 
(10 intermediate revisions by the same user not shown)
Line 50: Line 50:
 
|package name 1=intel,fclga_1700
 
|package name 1=intel,fclga_1700
 
}}
 
}}
 +
'''Core i9-12900KF''' is a {{arch|64}} [[hexadeca-core]] high-end performance [[x86]] desktop microprocessor introduced by [[Intel]] in late [[2021]]. This processor, which is based on the {{intel|Alder Lake|l=arch}} microarchitecture, is manufactured on Intel's [[Intel 7]] process. The i9-12900KF is a [[heterogeneous multicore]] SoC integrating eight [[big core|big]] {{intel|Golden Cove|l=arch}} cores along with eight [[small core|small]] {{intel|Gracemont|l=arch}} cores. The [[big cores]] operate at 3.2 GHz with a {{intel|Turbo Boost}} frequency of up to 5.1 GHz and a {{intel|Turbo Boost Max Technology|Turbo Boost Max}} frequency of up to 5.2 GHz. The [[small cores]] operate at 2.4 GHz with a {{intel|Turbo Boost}} frequency of up to 3.9 GHz. This processor has a base power of 125 W and a maximum turbo power of 241 W. This chip supports up to 128 GiB of dual-channel DDR5-4800 memory.
 +
 +
The {{\\|i9-12900K}} is an identical version of this chip with integrated graphics.
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/alder_lake#Memory_Hierarchy|l1=Alder Lake § Cache}}
 +
This processor features 30 MiB of [[L3 cache]] shared among all the [[big cores]] and all the [[small core]] clusters.
 +
 +
=== Small Core ===
 +
{{main|intel/microarchitectures/gracemont#Memory_Hierarchy|l1=Gracemont § Cache}}
 +
{{cache size
 +
|l1 cache=768 KiB
 +
|l1i cache=512 KiB
 +
|l1i break=8x64 KiB
 +
|l1d cache=256 KiB
 +
|l1d break=8x32 KiB
 +
|l2 cache=4 MiB
 +
|l2 break=2x2 MiB
 +
|l3 cache=6 MiB
 +
|l3 break=2x3 MiB
 +
}}
 +
 +
=== Big Core ===
 +
{{main|intel/microarchitectures/golden cove#Memory_Hierarchy|l1=Golden Cove § Cache}}
 +
{{cache size
 +
|l1 cache=640 KiB
 +
|l1i cache=256 KiB
 +
|l1i break=8x32 KiB
 +
|l1d cache=384 KiB
 +
|l1d break=8x48 KiB
 +
|l2 cache=10 MiB
 +
|l2 break=8x1.25 MiB
 +
|l3 cache=24 MiB
 +
|l3 break=8x3 MiB
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR5-4800
 +
|type 2=DDR4-3200
 +
|ecc=No
 +
|max mem=128 GiB
 +
|controllers=1
 +
|channels=2
 +
|max bandwidth=71.53 GiB/s
 +
|bandwidth schan=35.76 GiB/s
 +
|bandwidth dchan=71.53 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
{{expansions main
 +
|
 +
{{expansions entry
 +
|type=PCIe
 +
|pcie revision=5.0
 +
|pcie lanes=16
 +
|pcie config=1x16
 +
|pcie config 2=2x8
 +
}}
 +
{{expansions entry
 +
|type=PCIe
 +
|pcie revision=4.0
 +
|pcie lanes=4
 +
|pcie config=1x4
 +
}}
 +
}}
 +
 +
== Graphics ==
 +
This microprocessor does not have integrated graphics.
 +
 +
== Features ==
 +
{{x86 features
 +
|real=Yes
 +
|protected=Yes
 +
|smm=Yes
 +
|fpu=Yes
 +
|x8616=Yes
 +
|x8632=Yes
 +
|x8664=Yes
 +
|nx=Yes
 +
|mmx=Yes
 +
|emmx=Yes
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=Yes
 +
|sse42=Yes
 +
|sse4a=No
 +
|sse_gfni=No
 +
|avx=Yes
 +
|avx_gfni=No
 +
|avx2=Yes
 +
|avx512f=No
 +
|avx512cd=No
 +
|avx512er=No
 +
|avx512pf=No
 +
|avx512bw=No
 +
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx512vnni=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|avx512gfni=No
 +
|avx512vaes=No
 +
|avx512vbmi2=No
 +
|avx512bitalg=No
 +
|avx512vpclmulqdq=No
 +
|abm=Yes
 +
|tbm=No
 +
|bmi1=Yes
 +
|bmi2=Yes
 +
|fma3=Yes
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=Yes
 +
|sha=No
 +
|xop=No
 +
|adx=Yes
 +
|clmul=Yes
 +
|f16c=Yes
 +
|bfloat16=No
 +
|tbt1=No
 +
|tbt2=Yes
 +
|tbmt3=Yes
 +
|tvb=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=Yes
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=Yes
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=Yes
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=No
 +
|txt=No
 +
|ht=Yes
 +
|vpro=Yes
 +
|vtx=Yes
 +
|vtd=Yes
 +
|ept=Yes
 +
|mpx=No
 +
|sgx=No
 +
|securekey=Yes
 +
|osguard=Yes
 +
|intqat=No
 +
|dlboost=Yes
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 +
}}
 +
 +
== Die ==
 +
{{intel alder lake die c0}}
 +
 +
== Documents ==
 +
* [[:File:12th-gen-processor-product-brief.pdf|Product Brief]]

Latest revision as of 14:41, 3 November 2021

Edit Values
Core i9-12900KF
General Info
DesignerIntel
ManufacturerIntel
Model Numberi9-12900KF
Part NumberCM8071504549231,
BX8071512900KF,
BXC8071512900KF
S-SpecSRL4J
MarketDesktop
IntroductionOctober 27, 2021 (announced)
November 4, 2021 (launched)
Release Price$564 (tray)
$574 (box)
ShopAmazon
General Specs
FamilyCore i9
Seriesi9-12000
LockedNo
Frequency3,200 MHz
Turbo Frequency5,100 MHz
Bus typeDMI 4.0
Bus rate8 × 16 GT/s
Clock multiplier32
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureAlder Lake, Golden Cove, Gracemont
Core NameAlder Lake S
Core Family6
Core Model151
Core SteppingC0
ProcessIntel 7
TechnologyCMOS
Die215.25 mm²
20.5 mm × 10.5 mm
MCPNo (1 dies)
Word Size64 bit
Cores16
Threads24
Max Memory128 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP125 W
Tjunction0 °C – 100 °C
Packaging
PackageFCLGA-1700 (LGA)
Dimension45.0 mm × 37.5 mm
Contacts1700
SocketSocket V

Core i9-12900KF is a 64-bit hexadeca-core high-end performance x86 desktop microprocessor introduced by Intel in late 2021. This processor, which is based on the Alder Lake microarchitecture, is manufactured on Intel's Intel 7 process. The i9-12900KF is a heterogeneous multicore SoC integrating eight big Golden Cove cores along with eight small Gracemont cores. The big cores operate at 3.2 GHz with a Turbo Boost frequency of up to 5.1 GHz and a Turbo Boost Max frequency of up to 5.2 GHz. The small cores operate at 2.4 GHz with a Turbo Boost frequency of up to 3.9 GHz. This processor has a base power of 125 W and a maximum turbo power of 241 W. This chip supports up to 128 GiB of dual-channel DDR5-4800 memory.

The i9-12900K is an identical version of this chip with integrated graphics.

Cache[edit]

Main article: Alder Lake § Cache

This processor features 30 MiB of L3 cache shared among all the big cores and all the small core clusters.

Small Core[edit]

Main article: Gracemont § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$768 KiB
786,432 B
0.75 MiB
L1I$512 KiB
524,288 B
0.5 MiB
8x64 KiB  
L1D$256 KiB
262,144 B
0.25 MiB
8x32 KiB  
L2$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  2x2 MiB  
L3$6 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
  2x3 MiB  

Big Core[edit]

Main article: Golden Cove § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$640 KiB
655,360 B
0.625 MiB
L1I$256 KiB
262,144 B
0.25 MiB
8x32 KiB  
L1D$384 KiB
393,216 B
0.375 MiB
8x48 KiB  
L2$10 MiB
10,240 KiB
10,485,760 B
0.00977 GiB
  8x1.25 MiB  
L3$24 MiB
24,576 KiB
25,165,824 B
0.0234 GiB
  8x3 MiB  

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR5-4800, DDR4-3200
Supports ECCNo
Max Mem128 GiB
Controllers1
Channels2
Max Bandwidth71.53 GiB/s
73,246.72 MiB/s
76.805 GB/s
76,804.753 MB/s
0.0699 TiB/s
0.0768 TB/s
Bandwidth
Single 35.76 GiB/s
Double 71.53 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 5.0
Max Lanes: 16
Configuration: 1x16, 2x8
PCIeRevision: 4.0
Max Lanes: 4
Configuration: 1x4


Graphics[edit]

This microprocessor does not have integrated graphics.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
TBMT 3.0Turbo Boost Max Technology 3.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
Secure KeySecure Key Technology
SMEPOS Guard Technology
VMDVolume Management Device
MBE CtrlMode-Based Execute Control
DL BoostDeep Learning Boost

Die[edit]

Main article: Alder Lake § ADL-S (8P+8E) Die

Alder Lake S (C0) microprocessors are fabricated on Intel's Intel 7 process. This SoC uses a single 215.25 mm² monolithic die which includes both the CPU cores along with the integrated GPU and various other additional components.


alder lake die 2.png

Documents[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i9/i9-12900kf&oldid=99509"
Facts about "Core i9-12900KF - Intel"
RDF feed
base frequency3,200 MHz (3.2 GHz, 3,200,000 kHz) +
bus links8 +
bus rate16,000 MT/s (16 GT/s, 16,000,000 kT/s) +
bus typeDMI 4.0 +
clock multiplier32 +
core count16 +
core family6 +
core model151 +
core nameAlder Lake S +
core steppingC0 +
designerIntel +
die area215.25 mm² (0.334 in², 2.153 cm², 215,250,000 µm²) +
die count1 +
die length20.5 mm (2.05 cm, 0.807 in, 20,500 µm) +
die width10.5 mm (1.05 cm, 0.413 in, 10,500 µm) +
familyCore i9 +
first announcedOctober 27, 2021 +
first launchedNovember 4, 2021 +
full page nameintel/core i9/i9-12900kf +
has locked clock multiplierfalse +
instance ofmicroprocessor +
is multi-chip packagefalse +
isax86-64 +
isa familyx86 +
ldateNovember 4, 2021 +
manufacturerIntel +
market segmentDesktop +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
microarchitectureAlder Lake +, Golden Cove + and Gracemont +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberi9-12900KF +
nameCore i9-12900KF +
packageFCLGA-1700 +
part numberCM8071504549231 +, BX8071512900KF + and BXC8071512900KF +
release price$ 564.00 (€ 507.60, £ 456.84, ¥ 58,278.12) + and $ 574.00 (€ 516.60, £ 464.94, ¥ 59,311.42) +
release price (box)$ 574.00 (€ 516.60, £ 464.94, ¥ 59,311.42) +
release price (tray)$ 564.00 (€ 507.60, £ 456.84, ¥ 58,278.12) +
s-specSRL4J +
seriesi9-12000 +
smp max ways1 +
socketSocket V +
tdp125 W (125,000 mW, 0.168 hp, 0.125 kW) +
technologyCMOS +
thread count24 +
turbo frequency5,100 MHz (5.1 GHz, 5,100,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +