(2 intermediate revisions by 2 users not shown) | |||
Line 108: | Line 108: | ||
|type=LPDDR3-1866 | |type=LPDDR3-1866 | ||
|ecc=No | |ecc=No | ||
− | |max mem= | + | |max mem=8 GiB |
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
|width=32 bit | |width=32 bit | ||
− | |max bandwidth=14.93 GB/s (13. | + | |max bandwidth=14.93 GB/s (13.90 GiB/s) |
|bandwidth schan=7.46 GB/s (6.95 GiB/s) | |bandwidth schan=7.46 GB/s (6.95 GiB/s) | ||
− | |bandwidth dchan=14.93 GB/s (13. | + | |bandwidth dchan=14.93 GB/s (13.90 GiB/s) |
}} | }} | ||
Latest revision as of 01:35, 14 December 2019
Edit Values | |
MediaTek Helio X20 M | |
General Info | |
Designer | MediaTek, ARM Holdings |
Manufacturer | TSMC |
Model Number | Helio X20 M |
Part Number | MT6797M, MTK6797M |
Market | Mobile, Embedded |
Introduction | May 12, 2015 (announced) March 16, 2016 (launched) |
General Specs | |
Family | Helio |
Series | Helio X |
Frequency | 2,000 MHz, 1,850 MHz, 1,400 MHz |
Bus type | AMBA 4 AXI |
Microarchitecture | |
ISA | ARMv8 (ARM) |
Microarchitecture | Cortex-A53, Cortex-A72 |
Core Name | Cortex-A53, Cortex-A72 |
Process | 20 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 10 |
Threads | 10 |
Max Memory | 6 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Helio X20 M (MT6797M) is a 64-bit deca-core ARM LTE system on a chip designed by MediaTek and introduced in early 2016. This SoC incorporates 3 independent clusters of cores (called "Tri-Cluster" by MediaTek) operating at varying degrees of performance designed for certain workloads (operating at 1.4 GHz, 1.85 GHz, and 2 GHz) and supports up to 6 GiB of dual-channel LPDDR3-1866 memory. This SoC also incorporates a Mali-T800 MP4 IGP operating at 780 MHz. The chip has a modem supporting LTE User Equipment (UE) category 6.
Contents
Architecture[edit]
The Helio X20 is designed is composed of 3 individual clusters of CPU cores depending on the level of performance required by the active applications.
- Extreme Performance - 2x Cortex-A72 @ 2 GHz
- Performance/Power Balance - 4x Cortex-A53 @ 1.85 GHz
- Power Efficiency - 4x Cortex-A53 @ 1.4 GHz
The three clusters are designed as a modified big.LITTLE configuration.
Cache[edit]
- Main articles: Cortex-A53 § Cache and Cortex-A72 § Cache
This section is empty; you can help add the missing info by editing this page. |
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||
|
Wireless[edit]
Wireless Communications | ||||||||||||||||
Wi-Fi | ||||||||||||||||
WiFi |
| |||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Cellular | ||||||||||||||||
2G |
| |||||||||||||||
3G |
| |||||||||||||||
4G |
|
Image[edit]
- Integrated image signal processor supports 32 MP
- Supports image stabilization
- Supports video stabilization
- Supports noise reduction
- Supports lens shading correction
- Supports AE/AWB/AF
- Supports edge enhancement
- Supports face detection and visual tracking
- Hardware JPEG encoder
Video[edit]
- Video encoding 4K2K @ 30fps with H.265 and HDR
- Video decoding 4K2K @ 30fps, h.264, h.265 / HEVC, MPEG-1/2/4, VC-1, VP-8, VP-9
Audio[edit]
- Audio content sampling rates 8kHz to 192kHz
- Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo
- I2S, PCM
- Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM
- Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM
- 7.1 channel MHL output
Utilizing devices[edit]
- Elephone S7
- Vernee Apollo Lite
- all microprocessor models
- microprocessor models by mediatek
- microprocessor models by mediatek based on cortex-a53
- microprocessor models by mediatek based on cortex-a72
- microprocessor models by arm holdings
- microprocessor models by arm holdings based on cortex-a53
- microprocessor models by arm holdings based on cortex-a72
- microprocessor models by tsmc