Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/cascade lake x"
| (2 intermediate revisions by the same user not shown) | |||
| Line 5: | Line 5: | ||
|developer=Intel | |developer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
| − | |first announced=Q4, | + | |first announced=Q4, 2019 |
| − | |first launched=Q4, | + | |first launched=Q4, 2019 |
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
Latest revision as of 12:07, 6 April 2019
| Edit Values | |
| Cascade Lake X | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | Q4, 2019 (announced) Q4, 2019 (launched) |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Cascade Lake |
| Platform | Glacier Falls |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 14 nm 0.014 μm 1.4e-5 mm |
| Technology | CMOS |
| Packaging | |
| Package | FCLGA-2066 (LGA) |
| Dimension | 52.5 mm × 45 mm |
| Pitch | 1.016 mm |
| Contacts | 2066 |
| Socket | Socket R4 |
| Succession | |
Cascade Lake X is the processor core codename for Intel's high-end desktop (HEDT) microprocessor line based on the Cascade Lake microarchitecture serving as a successor to Skylake X.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Overview[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Common Features[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
Cascade Lake X Processors[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
See also[edit]
|
|
Facts about "Cascade Lake X - Cores - Intel"
| designer | Intel + |
| first announced | April 2019 + |
| first launched | April 2019 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| microarchitecture | Cascade Lake + |
| name | Cascade Lake X + |
| package | FCLGA-2066 + |
| platform | Glacier Falls + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| socket | Socket R4 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |