From WikiChip
Difference between revisions of "apm/x-gene/apm883408-x1"
< apm‎ | x-gene

(408)
 
 
(11 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{apm title|X-Gene 1 APM883408-X1}}
 
{{apm title|X-Gene 1 APM883408-X1}}
−
{{chip}}
+
{{chip
 +
|name=APM883408-X1
 +
|no image=Yes
 +
|designer=AppliedMicro
 +
|manufacturer=TSMC
 +
|model number=APM883408-X1
 +
|market=Server
 +
|first announced=October 28, 2011
 +
|first launched=2012
 +
|family=X-Gene
 +
|series=X-Gene 1
 +
|turbo frequency=2,400 MHz
 +
|isa=ARMv8
 +
|isa family=ARM
 +
|microarch=Storm
 +
|core name=Potenza
 +
|process=40 nm
 +
|technology=CMOS
 +
|word size=64 bit
 +
|core count=8
 +
|thread count=8
 +
|max memory=256 GiB
 +
|v core=0.9 V
 +
|v io=1.8 V
 +
|v io 2=2.5 V
 +
|v io 3=3.3 V
 +
|tdp=45 W
 +
|tjunc min=0 °C
 +
|tjunc max=90 °C
 +
|successor=APM883408-X2
 +
|successor link=apm/x-gene/apm883408-x2
 +
}}
 
'''APM883408-X1''' is a {{arch|64}} [[octa-core]] [[ARM]] server microprocessor designed by [[AppliedMicro]] and introduced in [[2012]]. Fabricated on [[TSMC]] [[40 nm process]] based on the {{apm|Storm|l=arch}} microarchitecture, this processor has eight custom [[ARMv8]] cores operating at up to 2.4 GHz and supporting up to 256 GiB of quad-channel DDR3-1866 memory.
 
'''APM883408-X1''' is a {{arch|64}} [[octa-core]] [[ARM]] server microprocessor designed by [[AppliedMicro]] and introduced in [[2012]]. Fabricated on [[TSMC]] [[40 nm process]] based on the {{apm|Storm|l=arch}} microarchitecture, this processor has eight custom [[ARMv8]] cores operating at up to 2.4 GHz and supporting up to 256 GiB of quad-channel DDR3-1866 memory.
 +
 +
== Cache ==
 +
{{main|apm/microarchitectures/storm#Memory_Hierarchy|l1=Storm § Cache}}
 +
{{cache size
 +
|l1 cache=512 KiB
 +
|l1i cache=256 KiB
 +
|l1i break=8x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1d cache=256 KiB
 +
|l1d break=8x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=Write-through with write-combine
 +
|l2 cache=1 MiB
 +
|l2 break=4x256 KiB
 +
|l3 cache=8 MiB
 +
|l3 break=1x8 MiB
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR3-1866
 +
|ecc=Yes
 +
|max mem=256 GiB
 +
|controllers=1
 +
|channels=4
 +
|max bandwidth=55.63 GiB/s
 +
|bandwidth schan=13.91 GiB/s
 +
|bandwidth dchan=27.82 GiB/s
 +
|bandwidth qchan=55.63 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
{{expansions main
 +
|
 +
{{expansions entry
 +
|type=PCIe
 +
|pcie revision=3.0
 +
|pcie lanes=17
 +
|pcie config=1x16+x1
 +
|pcie config 2=2x8+x1
 +
}}
 +
{{expansions entry
 +
|type=USB
 +
|usb revision=2.0
 +
|usb ports=2
 +
}}
 +
{{expansions entry
 +
|type=SATA
 +
|sata revision=3.0
 +
|sata ports=6
 +
}}
 +
}}
 +
* 2x I2C
 +
* 4x UARTs
 +
* GPIOs
 +
* 2x SPI
 +
* 2x SDIO 3.0
 +
* JTAG / Trace
 +
 +
=== Network ===
 +
{{network
 +
|mii opts=Yes
 +
|rgmii=Yes
 +
|rgmii ports=4
 +
|sgmii=Yes
 +
|sgmii ports=1
 +
}}
 +
 +
* Note: some ports are muxed
 +
 +
== Block diagram ==
 +
:[[File:408-x1-block.png|800px]]
 +
 +
== Documents ==
 +
* [[:File:408-X1_PB.pdf|Product Brief]]
 +
* [[:File:1u-mudan-storage-server.pdf|MUDAN 1U STORAGE SERVER]]
 +
* [[:File:2u-mudan-storage-server.pdf|MUDAN 2U STORAGE SERVER]]

Latest revision as of 01:10, 26 September 2018

Edit Values
APM883408-X1
General Info
DesignerAppliedMicro
ManufacturerTSMC
Model NumberAPM883408-X1
MarketServer
IntroductionOctober 28, 2011 (announced)
2012 (launched)
General Specs
FamilyX-Gene
SeriesX-Gene 1
Turbo Frequency2,400 MHz
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureStorm
Core NamePotenza
Process40 nm
TechnologyCMOS
Word Size64 bit
Cores8
Threads8
Max Memory256 GiB
Electrical
Vcore0.9 V
VI/O1.8 V, 2.5 V, 3.3 V
TDP45 W
Tjunction0 °C – 90 °C
Succession

APM883408-X1 is a 64-bit octa-core ARM server microprocessor designed by AppliedMicro and introduced in 2012. Fabricated on TSMC 40 nm process based on the Storm microarchitecture, this processor has eight custom ARMv8 cores operating at up to 2.4 GHz and supporting up to 256 GiB of quad-channel DDR3-1866 memory.

Cache[edit]

Main article: Storm § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$512 KiB
524,288 B
0.5 MiB
L1I$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associative 
L1D$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associativeWrite-through with write-combine
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB  
L3$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  1x8 MiB  

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-1866
Supports ECCYes
Max Mem256 GiB
Controllers1
Channels4
Max Bandwidth55.63 GiB/s
56,965.12 MiB/s
59.732 GB/s
59,732.258 MB/s
0.0543 TiB/s
0.0597 TB/s
Bandwidth
Single 13.91 GiB/s
Double 27.82 GiB/s
Quad 55.63 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 17
Configuration: 1x16+x1, 2x8+x1
USBRevision: 2.0
Max Ports: 2
SATARevision: 3.0
Max Ports: 6
  • 2x I2C
  • 4x UARTs
  • GPIOs
  • 2x SPI
  • 2x SDIO 3.0
  • JTAG / Trace

Network[edit]

[Edit/Modify Network Info]

ethernet plug icon.svg
Networking
MII
RGMIIYes (Ports: 4)
SGMIIYes (Ports: 1)
  • Note: some ports are muxed

Block diagram[edit]

408-x1-block.png

Documents[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=apm/x-gene/apm883408-x1&oldid=82864"
Facts about "X-Gene 1 APM883408-X1 - AppliedMicro"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
X-Gene 1 APM883408-X1 - AppliedMicro#pcie +
core count8 +
core namePotenza +
core voltage0.9 V (9 dV, 90 cV, 900 mV) +
designerAppliedMicro +
familyX-Gene +
first announcedOctober 28, 2011 +
first launched2012 +
full page nameapm/x-gene/apm883408-x1 +
has ecc memory supporttrue +
instance ofmicroprocessor +
io voltage1.8 V (18 dV, 180 cV, 1,800 mV) +, 2.5 V (25 dV, 250 cV, 2,500 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) +
isaARMv8 +
isa familyARM +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
ldate2012 +
manufacturerTSMC +
market segmentServer +
max junction temperature363.15 K (90 °C, 194 °F, 653.67 °R) +
max memory262,144 MiB (268,435,456 KiB, 274,877,906,944 B, 256 GiB, 0.25 TiB) +
max memory bandwidth55.63 GiB/s (56,965.12 MiB/s, 59.732 GB/s, 59,732.258 MB/s, 0.0543 TiB/s, 0.0597 TB/s) +
max memory channels4 +
max sata ports6 +
max usb ports2 +
microarchitectureStorm +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberAPM883408-X1 +
nameAPM883408-X1 +
process40 nm (0.04 μm, 4.0e-5 mm) +
seriesX-Gene 1 +
supported memory typeDDR3-1866 +
tdp45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
technologyCMOS +
thread count8 +
turbo frequency2,400 MHz (2.4 GHz, 2,400,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +