From WikiChip
Difference between revisions of "intel/cores/kaby lake x"
< intel

 
(One intermediate revision by the same user not shown)
Line 17: Line 17:
 
|clock min=4,000 MHz
 
|clock min=4,000 MHz
 
|clock max=4,300 MHz
 
|clock max=4,300 MHz
−
|package module 1={{packages/intel/lga-2066}}
+
|package name 1=intel,fclga_2066
 
|predecessor=Broadwell E
 
|predecessor=Broadwell E
 
|predecessor link=intel/cores/broadwell e
 
|predecessor link=intel/cores/broadwell e

Latest revision as of 09:07, 24 October 2018

Edit Values
Kaby Lake X
kaby lake x (front).png
kaby lake x (back).png
General Info
DesignerIntel
ManufacturerIntel
IntroductionMay 30, 2017 (announced)
June 26, 2017 (launched)
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureKaby Lake
PlatformBasin Falls
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Clock4,000 MHz - 4,300 MHz
Packaging
PackageFCLGA-2066 (LGA)
Dimension52.5 mm × 45 mm
Pitch1.016 mm
Contacts2066
SocketSocket R4
Succession
Contemporary
Skylake X

Kaby Lake X (KBL-X) is the name of the core for Intel's high-end desktop (HEDT) microprocessor line based on the Kaby Lake microarchitecture serving as a successor to Broadwell E and a contemporary to Skylake X. Kaby Lake X processors are fabricated on Intel's enhanced 14nm+ process and feature considerably higher base clock when compared to the the mainstream desktop series of Kaby Lake models.

Overview[edit]

Kaby Lake X based processors are a 2-chip solution - the microprocessor and the chipset. Kaby Lake X are Socket R4 and use the Lewisburg chipset (HUB).


Common Features[edit]

All Kaby Lake X processors have the following:

  • TDP: 112 W
  • Dual-channel Memory
    • Up to DDR4-2666
    • Up to 64 GiB
  • Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2)
  • Support Turbo Boost 2.0, VT-x, VT-d, SpeedStep, Software Guard (SGX), and Memory Protection (MPX)

Kaby Lake X Processors[edit]

 List of Kaby Lake X Processors
ModelFamilyPriceLaunchedEOLCTL3$TDPFrequencyTurbo
i5-7640XCore i5$ 242.00
€ 217.80
£ 196.02
¥ 25,005.86
26 June 201730 November 2018446 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
112 W
112,000 mW
0.15 hp
0.112 kW
4 GHz
4,000 MHz
4,000,000 kHz
4.2 GHz
4,200 MHz
4,200,000 kHz
i7-7740XCore i7$ 339.00
€ 305.10
£ 274.59
¥ 35,028.87
26 June 201730 November 2018488 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
112 W
112,000 mW
0.15 hp
0.112 kW
4.3 GHz
4,300 MHz
4,300,000 kHz
4.5 GHz
4,500 MHz
4,500,000 kHz
Count: 2

See also[edit]

arrow up 1.svgPower/Performance

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cores/kaby_lake_x&oldid=83644"
Facts about "Kaby Lake X - Cores - Intel"
RDF feed
designerIntel +
first announcedMay 30, 2017 +
first launchedJune 26, 2017 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:kaby lake x (front).png + and File:kaby lake x (back).png +
manufacturerIntel +
microarchitectureKaby Lake +
nameKaby Lake X +
packageFCLGA-2066 +
platformBasin Falls +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R4 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +