Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/ice lake sp"
(ice lake sp is confirmed) |
|||
| (4 intermediate revisions by the same user not shown) | |||
| Line 2: | Line 2: | ||
{{core | {{core | ||
|name=Ice Lake SP | |name=Ice Lake SP | ||
| + | |no image=Yes | ||
|developer=Intel | |developer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|isa=x86-64 | |isa=x86-64 | ||
| + | |isa family=x86 | ||
|microarch=Ice Lake (server) | |microarch=Ice Lake (server) | ||
| + | |platform=Whitley | ||
|word=64 bit | |word=64 bit | ||
|proc=10 nm | |proc=10 nm | ||
|tech=CMOS | |tech=CMOS | ||
| + | |package name 1=intel,fclga_4189 | ||
|predecessor=Cascade Lake SP | |predecessor=Cascade Lake SP | ||
|predecessor link=intel/cores/cascade lake sp | |predecessor link=intel/cores/cascade lake sp | ||
| Line 14: | Line 18: | ||
|successor link=intel/cores/sapphire rapids sp | |successor link=intel/cores/sapphire rapids sp | ||
}} | }} | ||
| − | '''Ice Lake SP''' ('''{{intel|Ice Lake|l=arch}} Scalable Performance''') is the code name for Intel's series of server [[multiprocessors]] based on the {{intel|Ice Lake (server)|Ice Lake|l=arch}} microarchitecture as part of the {{intel| | + | '''Ice Lake SP''' ('''{{intel|Ice Lake|l=arch}} Scalable Performance''') is the code name for Intel's series of server [[multiprocessors]] based on the {{intel|Ice Lake (server)|Ice Lake|l=arch}} microarchitecture as part of the {{intel|Whitley|l=platform}} platform serving as the successor to {{intel|Cascade Lake SP|l=core}}. |
{{future information}} | {{future information}} | ||
| + | |||
| + | |||
| + | |||
| + | == Overview == | ||
| + | {{empty section}} | ||
| + | |||
| + | === Common Features === | ||
| + | {{empty section}} | ||
| + | |||
| + | {{clear}} | ||
| + | |||
| + | == Ice Lake SP Processors == | ||
| + | {{empty section}} | ||
| + | |||
| + | == See also == | ||
| + | {{intel ice lake core see also}} | ||
Latest revision as of 14:03, 10 June 2018
| Edit Values | |
| Ice Lake SP | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Ice Lake (server) |
| Platform | Whitley |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 10 nm 0.01 μm 1.0e-5 mm |
| Technology | CMOS |
| Packaging | |
| Package | FCLGA-4189 (LGA) |
| Contacts | 4189 |
| Socket | Socket W, LGA-4189 |
| Succession | |
Ice Lake SP (Ice Lake Scalable Performance) is the code name for Intel's series of server multiprocessors based on the Ice Lake microarchitecture as part of the Whitley platform serving as the successor to Cascade Lake SP.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Overview[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Common Features[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
Ice Lake SP Processors[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
See also[edit]
|
|
|
|
Facts about "Ice Lake SP - Cores - Intel"
| designer | Intel + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| microarchitecture | Ice Lake (server) + |
| name | Ice Lake SP + |
| package | FCLGA-4189 + |
| platform | Whitley + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
| socket | Socket W + and LGA-4189 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |