Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:verilog guide"
| (4 intermediate revisions by the same user not shown) | |||
| Line 29: | Line 29: | ||
* {{verilog|Testbench}} | * {{verilog|Testbench}} | ||
<div class="header">Modules</div> | <div class="header">Modules</div> | ||
| − | * {{verilog| | + | * {{verilog|Modules}} |
| − | * {{verilog| | + | * {{verilog|Example Modules}} |
| − | + | :{{Navbar|Template:verilog guide|text=|mini=1|style=float:right;}} | |
| − | {{Navbar|Template:verilog guide|text=|mini=1|style=float:right;}} | + | </div>[[Category:verilog]] |
| − | </div> | ||
<noinclude> | <noinclude> | ||
| − | |||
[[Category:Guide templates]] | [[Category:Guide templates]] | ||
</noinclude> | </noinclude> | ||
Latest revision as of 13:02, 27 March 2018
Basics
Language
Gate Level Modeling
Behavioral Modeling
- Always Block
- Procedural Assignments
- Continuous Assignments
- Conditional Statement
- Case Statement
- Looping Statements
- Looping Statements
Testing
Modules