Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "ampere computing/microarchitectures/quicksilver"
(Added the Ampere Altra announcement) |
|||
| (6 intermediate revisions by 4 users not shown) | |||
| Line 1: | Line 1: | ||
| − | {{ampere title| | + | {{ampere title|Quicksilver|arch}} |
{{microarchitecture | {{microarchitecture | ||
|atype=CPU | |atype=CPU | ||
| Line 14: | Line 14: | ||
|predecessor=Skylark | |predecessor=Skylark | ||
|predecessor link=apm/microarchitectures/skylark | |predecessor link=apm/microarchitectures/skylark | ||
| + | |successor=Mystique | ||
| + | |successor link=ampere/microarchitectures/mystique | ||
}} | }} | ||
'''Quicksilver''' is [[ampere computing|Ampere]]'s successor to {{apm|Skylark|l=arch}}, a planned [[7 nm]] [[ARM]] microarchitecture for servers. | '''Quicksilver''' is [[ampere computing|Ampere]]'s successor to {{apm|Skylark|l=arch}}, a planned [[7 nm]] [[ARM]] microarchitecture for servers. | ||
== Release Dates == | == Release Dates == | ||
| − | Quicksilver | + | [[File:ampere quicksilver roadmap.png|right|400px]] |
| + | Ampere Altra™ (Quicksilver) was announced on March 3rd, 2020 with Ampere™ stating that it had begun shipping to customers. | ||
== Technology == | == Technology == | ||
| − | Quicksilver | + | Quicksilver is fabricated on [[TSMC]]'s [[7 nm process]]. |
== Architecture == | == Architecture == | ||
| Line 27: | Line 30: | ||
* [[7 nm process]] (from [[16 nm]]) | * [[7 nm process]] (from [[16 nm]]) | ||
* Higher [[IPC]] | * Higher [[IPC]] | ||
| − | * Higher core count (from [[32-core]]) | + | * Higher core count (80-core up from [[32-core]]) |
| − | * ARMv8.2 support (from ARMv8) | + | * ARMv8.2+ support (from ARMv8) |
* Multi-socket support | * Multi-socket support | ||
* Faster memory (3200 MT/s from 2666 MT/s) | * Faster memory (3200 MT/s from 2666 MT/s) | ||
* PCIe 4.0 support (from 3.0) | * PCIe 4.0 support (from 3.0) | ||
* [[CCIX]] connectivity support | * [[CCIX]] connectivity support | ||
Latest revision as of 06:30, 27 June 2020
| Edit Values | |
| Quicksilver µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Ampere Computing |
| Manufacturer | TSMC |
| Introduction | 2019 |
| Process | 7 nm |
| Pipeline | |
| Type | Superscalar |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | ARMv8.2 |
| Succession | |
Quicksilver is Ampere's successor to Skylark, a planned 7 nm ARM microarchitecture for servers.
Release Dates[edit]
Ampere Altra™ (Quicksilver) was announced on March 3rd, 2020 with Ampere™ stating that it had begun shipping to customers.
Technology[edit]
Quicksilver is fabricated on TSMC's 7 nm process.
Architecture[edit]
Key changes from Skylark[edit]
- 7 nm process (from 16 nm)
- Higher IPC
- Higher core count (80-core up from 32-core)
- ARMv8.2+ support (from ARMv8)
- Multi-socket support
- Faster memory (3200 MT/s from 2666 MT/s)
- PCIe 4.0 support (from 3.0)
- CCIX connectivity support
Facts about "Quicksilver - Microarchitectures - Ampere"
| codename | Quicksilver + |
| designer | Ampere Computing + |
| first launched | 2019 + |
| full page name | ampere computing/microarchitectures/quicksilver + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8.2 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Quicksilver + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |