From WikiChip
Difference between revisions of "intel/celeron/g4950"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(7 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Celeron G4950}} | {{intel title|Celeron G4950}} | ||
{{chip | {{chip | ||
− | |||
|name=Celeron G4950 | |name=Celeron G4950 | ||
|image=coffee lake s (front).png | |image=coffee lake s (front).png | ||
Line 7: | Line 6: | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|model number=G4950 | |model number=G4950 | ||
+ | |part number=CM8068403378012 | ||
+ | |s-spec=SR3YM | ||
|market=Desktop | |market=Desktop | ||
+ | |first announced=April 23, 2019 | ||
+ | |first launched=April 23, 2019 | ||
+ | |release price (tray)=$52.00 | ||
|family=Celeron | |family=Celeron | ||
|series=4000 | |series=4000 | ||
|locked=Yes | |locked=Yes | ||
+ | |frequency=3,300 MHz | ||
|bus type=DMI 3.0 | |bus type=DMI 3.0 | ||
|bus links=4 | |bus links=4 | ||
Line 17: | Line 22: | ||
|isa family=x86 | |isa family=x86 | ||
|microarch=Coffee Lake | |microarch=Coffee Lake | ||
+ | |platform=Coffee Lake | ||
+ | |chipset=300 series | ||
|core name=Coffee Lake S | |core name=Coffee Lake S | ||
+ | |core family=6 | ||
+ | |core model=158 | ||
+ | |core stepping=B0 | ||
|process=14 nm | |process=14 nm | ||
|technology=CMOS | |technology=CMOS | ||
Line 26: | Line 36: | ||
|max cpus=1 | |max cpus=1 | ||
|max memory=64 GiB | |max memory=64 GiB | ||
+ | |tdp=54 W | ||
+ | |tjunc min=0 °C | ||
+ | |tjunc max=100 °C | ||
|package module 1={{packages/intel/lga-1151}} | |package module 1={{packages/intel/lga-1151}} | ||
}} | }} | ||
− | '''Celeron G4950''' is a {{arch|64}} [[dual-core]] budget [[x86]] desktop microprocessor | + | '''Celeron G4950''' is a {{arch|64}} [[dual-core]] budget [[x86]] desktop microprocessor introduced by [[Intel]] in early [[2019]]. The G4950, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm++ process]]. This processor operates at 3.3 GHz with a TDP of 35 W and supports up to 64 GiB of dual-channel DDR4-2400 ECC memory. Additionally the G4950 incorporates Intel's {{intel|UHD Graphics 610}} [[IGP]] operating at 350 MHz with a burst frequency of 1.05 GHz. |
− | |||
− | |||
− | |||
Line 57: | Line 67: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type | + | |type=DDR4-2400 |
− | + | |ecc=Yes | |
− | |ecc= | ||
|max mem=64 GiB | |max mem=64 GiB | ||
|controllers=1 | |controllers=1 | ||
Line 80: | Line 89: | ||
}} | }} | ||
}} | }} | ||
+ | |||
== Graphics == | == Graphics == | ||
− | |||
{{integrated graphics | {{integrated graphics | ||
| gpu = UHD Graphics 610 | | gpu = UHD Graphics 610 | ||
− | | device id = | + | | device id = 0x3E93 |
| designer = Intel | | designer = Intel | ||
| execution units = 12 | | execution units = 12 | ||
| max displays = 3 | | max displays = 3 | ||
| max memory = 64 GiB | | max memory = 64 GiB | ||
− | | frequency = | + | | frequency = 350 MHz |
− | | max frequency = | + | | max frequency = 1,050 MHz |
| output crt = | | output crt = | ||
Line 102: | Line 111: | ||
| directx ver = 12 | | directx ver = 12 | ||
− | | opengl ver = 4. | + | | opengl ver = 4.5 |
| opencl ver = 2.0 | | opencl ver = 2.0 | ||
| hdmi ver = 1.4a | | hdmi ver = 1.4a | ||
Line 148: | Line 157: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
− | + | |avx512f=No | |
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 162: | Line 183: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=No | |tbt2=No | ||
Line 170: | Line 192: | ||
|flex=No | |flex=No | ||
|fastmem=No | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
|isrt=No | |isrt=No | ||
|sba=No | |sba=No | ||
Line 176: | Line 205: | ||
|att=No | |att=No | ||
|ipt=Yes | |ipt=Yes | ||
− | |tsx= | + | |tsx=No |
|txt=No | |txt=No | ||
|ht=No | |ht=No | ||
Line 187: | Line 216: | ||
|securekey=Yes | |securekey=Yes | ||
|osguard=Yes | |osguard=Yes | ||
+ | |intqat=No | ||
+ | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 193: | Line 224: | ||
|amdvi=No | |amdvi=No | ||
|amdv=No | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
|rvi=No | |rvi=No | ||
|smt=No | |smt=No | ||
|sensemi=No | |sensemi=No | ||
|xfr=No | |xfr=No | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=No | ||
+ | |amdpbod=No | ||
}} | }} |
Latest revision as of 21:26, 6 May 2019
Edit Values | ||||||||||||
Celeron G4950 | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | G4950 | |||||||||||
Part Number | CM8068403378012 | |||||||||||
S-Spec | SR3YM | |||||||||||
Market | Desktop | |||||||||||
Introduction | April 23, 2019 (announced) April 23, 2019 (launched) | |||||||||||
Release Price | $52.00 (tray) | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Celeron | |||||||||||
Series | 4000 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 3,300 MHz | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 4 × 8 GT/s | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Coffee Lake | |||||||||||
Platform | Coffee Lake | |||||||||||
Chipset | 300 series | |||||||||||
Core Name | Coffee Lake S | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 158 | |||||||||||
Core Stepping | B0 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Die | 126 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 2 | |||||||||||
Threads | 2 | |||||||||||
Max Memory | 64 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
TDP | 54 W | |||||||||||
Tjunction | 0 °C – 100 °C | |||||||||||
Packaging | ||||||||||||
|
Celeron G4950 is a 64-bit dual-core budget x86 desktop microprocessor introduced by Intel in early 2019. The G4950, which is based on the Coffee Lake microarchitecture, is fabricated on Intel's improved 14nm++ process. This processor operates at 3.3 GHz with a TDP of 35 W and supports up to 64 GiB of dual-channel DDR4-2400 ECC memory. Additionally the G4950 incorporates Intel's UHD Graphics 610 IGP operating at 350 MHz with a burst frequency of 1.05 GHz.
Cache[edit]
- Main article: Coffee Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Coffee Lake (Gen9.5) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, MVC, Stereo | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | 3840x3840 | |||
VP8 | Unified | Unified | N/A | 0 | Unified | 1080p | |
VP9 | 0 | 2160p (4K) | 0, 2 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Celeron G4950 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Celeron G4950 - Intel#pcie + |
device id | ? + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard + and Identity Protection Technology + |
has intel enhanced speedstep technology | true + |
has intel identity protection technology support | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
integrated gpu | UHD Graphics 610 + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 8-way set associative + |
l3$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
supported memory type | DDR3L-1600 + and DDR4-2400 + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |