Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/netburst (client)"
(additional info for 1M and 2M L2) |
|||
| (7 intermediate revisions by 2 users not shown) | |||
| Line 9: | Line 9: | ||
|process=180 nm | |process=180 nm | ||
|isa=x86-32 | |isa=x86-32 | ||
| + | |isa 2=x86-64 | ||
|predecessor=P6 | |predecessor=P6 | ||
| Line 19: | Line 20: | ||
}} | }} | ||
'''NetBurst''' (also '''P68''') was the [[microarchitecture]] for [[Intel]]'s [[180 nm process]] for desktops and servers as a successor to {{\\|P6}}. NetBurst was replaced by the {{\\|Core}} microarchitecture in early 2006. | '''NetBurst''' (also '''P68''') was the [[microarchitecture]] for [[Intel]]'s [[180 nm process]] for desktops and servers as a successor to {{\\|P6}}. NetBurst was replaced by the {{\\|Core}} microarchitecture in early 2006. | ||
| + | |||
| + | == Die == | ||
| + | === Willamette === | ||
| + | [[File:p4 die slide.png|right|200px]] | ||
| + | * {{intel|Willamette|l=core}} core | ||
| + | * [[180 nm process]] | ||
| + | * 217 mm² die size | ||
| + | * 42,000,000 transistors | ||
| + | |||
| + | |||
| + | :[[File:netburst willamette core die.png|class=wikichip_ogimage|700px]] | ||
| + | |||
| + | === Northwood === | ||
| + | * {{intel|Northwood|l=core}} core | ||
| + | * [[130 nm process]] | ||
| + | * 131 mm² die size | ||
| + | * 55,000,000 transistors | ||
| + | |||
| + | |||
| + | :[[File:netburst northwood core die.png|700px]] | ||
| + | |||
| + | |||
| + | === Prescott === | ||
| + | * {{intel|Prescott|l=core}} core | ||
| + | * [[90 nm process]] | ||
| + | * 1M L2 112 mm², 2M L2 135 mm² die size | ||
| + | * 125M, 169,000,000 transistors | ||
| + | 1M L2 | ||
| + | :[[File:netburst prescott core die.png|700px]] | ||
| + | 2M L2 | ||
| + | :[[File:Pentium_4_6xx-die_2M.jpg|700px]] | ||
| + | |||
| + | === Additional Shots === | ||
| + | Additional die and wafer shots provided by Intel: | ||
| + | |||
| + | <gallery mode=slideshow> | ||
| + | File:netburst wafer.png|Netburst wafer | ||
| + | </gallery> | ||
Latest revision as of 10:51, 26 August 2018
| Edit Values | |
| NetBurst µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | November 20, 2000 |
| Phase-out | April, 2006 |
| Process | 180 nm |
| Instructions | |
| ISA | x86-32, x86-64 |
| Succession | |
NetBurst (also P68) was the microarchitecture for Intel's 180 nm process for desktops and servers as a successor to P6. NetBurst was replaced by the Core microarchitecture in early 2006.
Die[edit]
Willamette[edit]
- Willamette core
- 180 nm process
- 217 mm² die size
- 42,000,000 transistors
Northwood[edit]
- Northwood core
- 130 nm process
- 131 mm² die size
- 55,000,000 transistors
Prescott[edit]
- Prescott core
- 90 nm process
- 1M L2 112 mm², 2M L2 135 mm² die size
- 125M, 169,000,000 transistors
1M L2
2M L2
Additional Shots[edit]
Additional die and wafer shots provided by Intel:
Netburst wafer
Facts about "NetBurst - Microarchitectures - Intel"
| codename | NetBurst + |
| designer | Intel + |
| first launched | November 20, 2000 + |
| full page name | intel/microarchitectures/netburst (client) + |
| instance of | microarchitecture + |
| instruction set architecture | x86-32 + and x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | NetBurst + |
| phase-out | April 2006 + |
| process | 180 nm (0.18 μm, 1.8e-4 mm) + |