From WikiChip
Difference between revisions of "freescale/qoriq/p1015"
< freescale/qoriq

(Created page with "{{freescale title|QorIQ P1015}} {{mpu}}")
 
m (Bot: moving all {{mpu}} to {{chip}})
 
(3 intermediate revisions by one other user not shown)
Line 1: Line 1:
 
{{freescale title|QorIQ P1015}}
 
{{freescale title|QorIQ P1015}}
−
{{mpu}}
+
{{chip
 +
|name=QorIQ P1015
 +
|no image=Yes
 +
|designer=Freescale
 +
|manufacturer=IBM
 +
|model number=P1015
 +
|market=Networking
 +
|market 2=Embedded
 +
|first announced=October, 2011
 +
|first launched=2012
 +
|family=QorIQ
 +
|series=P1
 +
|frequency=400 MHz
 +
|frequency 2=533 MHz
 +
|isa=Power ISA v2.03
 +
|isa family=Power
 +
|microarch=e500
 +
|core name=e500 v2
 +
|process=45 nm
 +
|technology=CMOS
 +
|word size=32 bit
 +
|core count=1
 +
|thread count=1
 +
|power=1.4 W
 +
|package module 1={{packages/freescale/te-pbga-561}}
 +
}}
 +
'''QorIQ P1015''' is a {{arch|32}} embedded [[POWER]] microprocessor introduced by [[Freescale]] in late [[2011]]. This networking/embedded processor, which is based on the {{freescale|e500|l=arch}} microarchitecture and is fabricated on a [[45 nm SOI process]], operates at 400 MHz (with later higher frequency) and supports 32-bit DDR3-800 memory.
 +
 
 +
== Cache ==
 +
{{main|freescale/microarchitectures/e500#Memory_Hierarchy|l1=e500 § Cache}}
 +
{{cache size
 +
|l1 cache=64 KiB
 +
|l1i cache=32 KiB
 +
|l1i break=1x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1d cache=32 KiB
 +
|l1d break=1x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=
 +
|l2 cache=256 KiB
 +
|l2 break=1x256 KiB
 +
|l2 desc=8-way set associative
 +
|l2 policy=Write-through
 +
}}
 +
 
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR3-800
 +
|ecc=Yes
 +
|controllers=1
 +
|channels=1
 +
|width=32 bit
 +
|max bandwidth=2.98 GiB/s
 +
|bandwidth schan=2.98 GiB/s
 +
}}
 +
 
 +
== Expansions ==
 +
* 3x 10/100/1000 Ethernet with 2x SGMII
 +
* 2x PCIe controllers
 +
* 2x USB 2.0
 +
* SD/MMC
 +
* SPI
 +
* 2x I2C
 +
* UART
 +
 
 +
== Block Diagram ==
 +
: [[File:qoriq p1015 block diagram.png|800px]]

Latest revision as of 15:13, 13 December 2017

Edit Values
QorIQ P1015
General Info
DesignerFreescale
ManufacturerIBM
Model NumberP1015
MarketNetworking, Embedded
IntroductionOctober, 2011 (announced)
2012 (launched)
General Specs
FamilyQorIQ
SeriesP1
Frequency400 MHz, 533 MHz
Microarchitecture
ISAPower ISA v2.03 (Power)
Microarchitecturee500
Core Namee500 v2
Process45 nm
TechnologyCMOS
Word Size32 bit
Cores1
Threads1
Electrical
Power dissipation1.4 W
Packaging
PackageTE-PBGA-561 (TE PBGA)
Temperature-Enhanced Plastic BGA
Dimension23 mm x 23 mm
Pitch0.8 mm
Contacts561

QorIQ P1015 is a 32-bit embedded POWER microprocessor introduced by Freescale in late 2011. This networking/embedded processor, which is based on the e500 microarchitecture and is fabricated on a 45 nm SOI process, operates at 400 MHz (with later higher frequency) and supports 32-bit DDR3-800 memory.

Cache[edit]

Main article: e500 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$64 KiB
65,536 B
0.0625 MiB
L1I$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 
L1D$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 
L2$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
  1x256 KiB8-way set associativeWrite-through

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-800
Supports ECCYes
Controllers1
Channels1
Width32 bit
Max Bandwidth2.98 GiB/s
3,051.52 MiB/s
3.2 GB/s
3,199.751 MB/s
0.00291 TiB/s
0.0032 TB/s
Bandwidth
Single 2.98 GiB/s

Expansions[edit]

  • 3x 10/100/1000 Ethernet with 2x SGMII
  • 2x PCIe controllers
  • 2x USB 2.0
  • SD/MMC
  • SPI
  • 2x I2C
  • UART

Block Diagram[edit]

qoriq p1015 block diagram.png
Retrieved from "https://en.wikichip.org/w/index.php?title=freescale/qoriq/p1015&oldid=70342"
Facts about "QorIQ P1015 - Freescale"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
QorIQ P1015 - Freescale#package +
base frequency400 MHz (0.4 GHz, 400,000 kHz) + and 533 MHz (0.533 GHz, 533,000 kHz) +
core count1 +
core namee500 v2 +
designerFreescale +
familyQorIQ +
first announcedOctober 2011 +
first launched2012 +
full page namefreescale/qoriq/p1015 +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaPower ISA v2.03 +
isa familyPower +
l1$ size64 KiB (65,536 B, 0.0625 MiB) +
l1d$ description8-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description8-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ description8-way set associative +
l2$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
ldate2012 +
manufacturerIBM +
market segmentNetworking + and Embedded +
max memory bandwidth2.98 GiB/s (3,051.52 MiB/s, 3.2 GB/s, 3,199.751 MB/s, 0.00291 TiB/s, 0.0032 TB/s) +
max memory channels1 +
microarchitecturee500 +
model numberP1015 +
nameQorIQ P1015 +
packageTE-PBGA-561 +
power dissipation1.4 W (1,400 mW, 0.00188 hp, 0.0014 kW) +
process45 nm (0.045 μm, 4.5e-5 mm) +
seriesP1 +
supported memory typeDDR3-800 +
technologyCMOS +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +