From WikiChip
Difference between revisions of "freescale/qoriq/p2010"
< freescale/qoriq

(P2010)
 
 
(7 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{freescale title|QorIQ P2010}}
 
{{freescale title|QorIQ P2010}}
−
{{mpu
+
{{chip
 
|name=P2010
 
|name=P2010
−
|no image=Yes
+
|image=qoriq p2020.png
 
|designer=Freescale
 
|designer=Freescale
 
|manufacturer=IBM
 
|manufacturer=IBM
Line 10: Line 10:
 
|first announced=June 16, 2008
 
|first announced=June 16, 2008
 
|first launched=2009
 
|first launched=2009
 +
|last order=2023
 
|family=QorIQ
 
|family=QorIQ
 
|series=P2
 
|series=P2
−
|frequency=1,200 MHz
+
|frequency=800 MHz
 +
|frequency 2=1,000 MHz
 +
|frequency 3=1,200 MHz
 +
|frequency 4=1,333 MHz
 
|isa=Power ISA v2.03
 
|isa=Power ISA v2.03
 
|isa family=Power
 
|isa family=Power
 
|microarch=e500
 
|microarch=e500
−
|core name=e500
+
|core name=e500 v2
 
|process=45 nm
 
|process=45 nm
 
|technology=CMOS
 
|technology=CMOS
Line 22: Line 26:
 
|core count=1
 
|core count=1
 
|thread count=1
 
|thread count=1
 +
|power=6.7 W
 
|tjunc min=0 °C
 
|tjunc min=0 °C
 
|tjunc max=125 °C
 
|tjunc max=125 °C
 
|package module 1={{packages/freescale/te-pbga-ii-689}}
 
|package module 1={{packages/freescale/te-pbga-ii-689}}
 
}}
 
}}
 +
'''QorIQ P2010''' is a {{arch|32}} embedded [[POWER]] microprocessor introduced by [[Freescale]] in [[2008]]. This networking/embedded processor, which is based on the {{freescale|e500|l=arch}} microarchitecture and is fabricated on a [[45 nm SOI process]], operates at 1.2 GHz and supports 64-bit DDR3-800 memory.
 +
 +
== Cache ==
 +
{{main|freescale/microarchitectures/e500#Memory_Hierarchy|l1=e500 § Cache}}
 +
{{cache size
 +
|l1 cache=64 KiB
 +
|l1i cache=32 KiB
 +
|l1i break=1x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1d cache=32 KiB
 +
|l1d break=1x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=
 +
|l2 cache=512 KiB
 +
|l2 break=1x512 KiB
 +
|l2 desc=8-way set associative
 +
|l2 policy=Write-through
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR3-800
 +
|ecc=Yes
 +
|controllers=1
 +
|channels=1
 +
|width=64 bit
 +
|max bandwidth=5.96 GiB/s
 +
|bandwidth schan=5.96 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
* 3x 10/100/1000 Eithernet with SGMII
 +
* 3x PCIe 1.0a controllers with 2 SerDes
 +
* 1x USB 2.0
 +
* SD/MMC
 +
* SPI
 +
* 2x I2C
 +
* UART
 +
* SEC 3.1 Security Acceleration
 +
 +
== Block Diagram ==
 +
: [[File:qoriq p2010 block diagram.png|800px]]
 +
 +
== Documents ==
 +
* [[:File:QorIQ P2.pdf|QorIQ P2 Series Product Brief]]
 +
* [[:File:P2 Family App Bro.pdf|P2 Platform Series]]

Latest revision as of 12:32, 5 April 2020

Edit Values
P2010
qoriq p2020.png
General Info
DesignerFreescale
ManufacturerIBM
Model NumberP2010
MarketNetworking, Embedded
IntroductionJune 16, 2008 (announced)
2009 (launched)
End-of-life2023 (last order)
General Specs
FamilyQorIQ
SeriesP2
Frequency800 MHz, 1,000 MHz, 1,200 MHz, 1,333 MHz
Microarchitecture
ISAPower ISA v2.03 (Power)
Microarchitecturee500
Core Namee500 v2
Process45 nm
TechnologyCMOS
Word Size32 bit
Cores1
Threads1
Electrical
Power dissipation6.7 W
Tjunction0 °C – 125 °C
Packaging
PackageTE-PBGA-II-689 (TE PBGA-II)
Temperature-Enhanced Plastic BGA
Dimension31 mm x 31 mm
Contacts689

QorIQ P2010 is a 32-bit embedded POWER microprocessor introduced by Freescale in 2008. This networking/embedded processor, which is based on the e500 microarchitecture and is fabricated on a 45 nm SOI process, operates at 1.2 GHz and supports 64-bit DDR3-800 memory.

Cache[edit]

Main article: e500 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$64 KiB
65,536 B
0.0625 MiB
L1I$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 
L1D$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  1x512 KiB8-way set associativeWrite-through

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-800
Supports ECCYes
Controllers1
Channels1
Width64 bit
Max Bandwidth5.96 GiB/s
6,103.04 MiB/s
6.4 GB/s
6,399.501 MB/s
0.00582 TiB/s
0.0064 TB/s
Bandwidth
Single 5.96 GiB/s

Expansions[edit]

  • 3x 10/100/1000 Eithernet with SGMII
  • 3x PCIe 1.0a controllers with 2 SerDes
  • 1x USB 2.0
  • SD/MMC
  • SPI
  • 2x I2C
  • UART
  • SEC 3.1 Security Acceleration

Block Diagram[edit]

qoriq p2010 block diagram.png

Documents[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=freescale/qoriq/p2010&oldid=96562"
Facts about "QorIQ P2010 - Freescale"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
QorIQ P2010 - Freescale#package +
base frequency800 MHz (0.8 GHz, 800,000 kHz) +, 1,000 MHz (1 GHz, 1,000,000 kHz) +, 1,200 MHz (1.2 GHz, 1,200,000 kHz) + and 1,333 MHz (1.333 GHz, 1,333,000 kHz) +
core count1 +
core namee500 v2 +
designerFreescale +
familyQorIQ +
first announcedJune 16, 2008 +
first launched2009 +
full page namefreescale/qoriq/p2010 +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaPower ISA v2.03 +
isa familyPower +
l1$ size64 KiB (65,536 B, 0.0625 MiB) +
l1d$ description8-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description8-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ description8-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
last order2023 +
ldate2009 +
main imageFile:qoriq p2020.png +
manufacturerIBM +
market segmentNetworking + and Embedded +
max junction temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
max memory bandwidth5.96 GiB/s (6,103.04 MiB/s, 6.4 GB/s, 6,399.501 MB/s, 0.00582 TiB/s, 0.0064 TB/s) +
max memory channels1 +
microarchitecturee500 +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberP2010 +
nameP2010 +
packageTE-PBGA-II-689 +
power dissipation6.7 W (6,700 mW, 0.00898 hp, 0.0067 kW) +
process45 nm (0.045 μm, 4.5e-5 mm) +
seriesP2 +
supported memory typeDDR3-800 +
technologyCMOS +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +