Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "freescale/qoriq/p1010"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (7 intermediate revisions by one other user not shown) | |||
| Line 1: | Line 1: | ||
{{freescale title|QorIQ P1010}} | {{freescale title|QorIQ P1010}} | ||
| − | {{ | + | {{chip |
| − | |name=P1010 | + | |name=QorIQ P1010 |
|image=qoriq p1010.png | |image=qoriq p1010.png | ||
|designer=Freescale | |designer=Freescale | ||
| Line 13: | Line 13: | ||
|series=P1 | |series=P1 | ||
|frequency=667 MHz | |frequency=667 MHz | ||
| + | |frequency 2=800 MHz | ||
|isa=Power ISA v2.03 | |isa=Power ISA v2.03 | ||
|isa family=Power | |isa family=Power | ||
|microarch=e500 | |microarch=e500 | ||
| − | |core name=e500 | + | |core name=e500 v2 |
|process=45 nm | |process=45 nm | ||
|technology=CMOS | |technology=CMOS | ||
| Line 22: | Line 23: | ||
|core count=1 | |core count=1 | ||
|thread count=1 | |thread count=1 | ||
| + | |power=1.6 W | ||
|tjunc min=0 °C | |tjunc min=0 °C | ||
|tjunc max=125 °C | |tjunc max=125 °C | ||
|package module 1={{packages/freescale/te-pbga-ii-689}} | |package module 1={{packages/freescale/te-pbga-ii-689}} | ||
| + | |package module 2={{packages/freescale/te-pbga-425}} | ||
}} | }} | ||
| − | '''QorIQ P1010''' is a {{arch|32}} embedded [[POWER]] microprocessor introduced by [[Freescale]] in [[2008]]. This networking/embedded processor, which is based on the {{freescale|e500|l=arch}} microarchitecture and is fabricated on a [[45 nm SOI process]], operates at 667 MHz and supports 32-bit | + | '''QorIQ P1010''' is a {{arch|32}} embedded [[POWER]] microprocessor introduced by [[Freescale]] in [[2008]]. This networking/embedded processor, which is based on the {{freescale|e500|l=arch}} microarchitecture and is fabricated on a [[45 nm SOI process]], operates at 667 MHz and supports 32-bit DDR3-800 memory. |
== Cache == | == Cache == | ||
| Line 51: | Line 54: | ||
|controllers=1 | |controllers=1 | ||
|channels=1 | |channels=1 | ||
| + | |width=32 bit | ||
|max bandwidth=2.98 GiB/s | |max bandwidth=2.98 GiB/s | ||
|bandwidth schan=2.98 GiB/s | |bandwidth schan=2.98 GiB/s | ||
| Line 64: | Line 68: | ||
* UART | * UART | ||
* SEC 3.1 Security Acceleration | * SEC 3.1 Security Acceleration | ||
| + | |||
| + | == Block Diagram == | ||
| + | : [[File:qoriq p1010 block diagram.png|800px]] | ||
| + | |||
| + | == Documents == | ||
| + | * [[:File:QorIQ P1.pdf|QorIQ P1 Series Product Brief]] | ||
Latest revision as of 15:13, 13 December 2017
| Edit Values | |||||||||
| QorIQ P1010 | |||||||||
 | |||||||||
| General Info | |||||||||
| Designer | Freescale | ||||||||
| Manufacturer | IBM | ||||||||
| Model Number | P1010 | ||||||||
| Market | Networking, Embedded | ||||||||
| Introduction | June 16, 2008 (announced) 2009 (launched) | ||||||||
| General Specs | |||||||||
| Family | QorIQ | ||||||||
| Series | P1 | ||||||||
| Frequency | 667 MHz, 800 MHz | ||||||||
| Microarchitecture | |||||||||
| ISA | Power ISA v2.03 (Power) | ||||||||
| Microarchitecture | e500 | ||||||||
| Core Name | e500 v2 | ||||||||
| Process | 45 nm | ||||||||
| Technology | CMOS | ||||||||
| Word Size | 32 bit | ||||||||
| Cores | 1 | ||||||||
| Threads | 1 | ||||||||
| Electrical | |||||||||
| Power dissipation | 1.6 W | ||||||||
| Tjunction | 0 °C – 125 °C | ||||||||
| Packaging | |||||||||
| |||||||||
| |||||||||
QorIQ P1010 is a 32-bit embedded POWER microprocessor introduced by Freescale in 2008. This networking/embedded processor, which is based on the e500 microarchitecture and is fabricated on a 45 nm SOI process, operates at 667 MHz and supports 32-bit DDR3-800 memory.
Cache[edit]
- Main article: e500 § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||
|
|||||||||||||
Memory controller[edit]
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions[edit]
- 2x 10/100/1000 Eithernet with SGMII
- 2x PCIe 1.0a controllers with 2 SerDes
- 2x USB 2.0
- SD/MMC
- SPI
- 2x I2C
- UART
- SEC 3.1 Security Acceleration
Block Diagram[edit]
Documents[edit]
Facts about "QorIQ P1010 - Freescale"
| has ecc memory support | true + |
| l1$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| max memory bandwidth | 2.98 GiB/s (3,051.52 MiB/s, 3.2 GB/s, 3,199.751 MB/s, 0.00291 TiB/s, 0.0032 TB/s) + |
| max memory channels | 1 + |
| supported memory type | DDR3-800 + |