From WikiChip
Difference between revisions of "intel/microarchitectures/sapphire rapids"
< intel‎ | microarchitectures

 
(27 intermediate revisions by 12 users not shown)
Line 1: Line 1:
 
{{intel title|Sapphire Rapids|arch}}
 
{{intel title|Sapphire Rapids|arch}}
 
{{microarchitecture
 
{{microarchitecture
−
| atype           = CPU
+
|atype=CPU
−
| name             = Sapphire Rapids
+
|name=Sapphire Rapids
−
| designer         = Intel
+
|designer=Intel
−
| manufacturer     = Intel
+
|manufacturer=Intel
−
| introduction     = 2020
+
|introduction=2023
−
| phase-out        =  
+
|process=Intel 7
−
| process          = 7 nm
+
|isa=x86-64
 +
|predecessor=Ice Lake (server)
 +
|predecessor link=intel/microarchitectures/ice lake (server)
 +
|successor=Emerald Rapids
 +
|successor link=intel/microarchitectures/emerald rapids
 +
|succession=Yes
 +
}}
 +
'''Sapphire Rapids''' ('''SPR''') is [[Intel]]'s successor to {{\\|Ice Lake (server)|Ice Lake}}, a [[7 nm]] [[microarchitecture]] for enthusiasts and servers.
  
−
| succession      = Yes
+
== History ==
−
| predecessor      = Tigerlake
+
[[File:intel 2019 investor meeting sapphire roadmap.png|thumb|right|Intel Xeon Roadmap through 2021.]]
−
| predecessor link = intel/microarchitectures/tigerlake
+
Sapphire Rapids was first announced during the May 2019 Intel Investor Meeting. Sapphire Rapids was planned to succeed {{\\|Ice Lake (Server)|Ice Lake}} in 2021, was however delayed to 2023.
−
| successor        =
 
−
| successor link  =
 
−
}}
 
−
'''Sapphire Rapids''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Tigerlake}}. Sapphire Rapids is expected to be fabricated using a [[7 nm process]].
 
  
 
== Process Technology ==
 
== Process Technology ==
−
Sapphire Rapids is manufactured on Intel's [[7 nm process]] (P1276).
+
Sapphire Rapids is planned to be manufactured on the Intel 7 process (previously 10nm Enhanced SuperFin (ESF)).
 +
 
 +
== Compiler support ==
 +
Support for Sapphire Rapids was added in LLVM Clang 12 and GCC 11.
 +
 
 +
{| class="wikitable"
 +
|-
 +
! Compiler !! Arch-Specific || Arch-Favorable
 +
|-
 +
| [[GCC]] || <code>-march=sapphirerapids</code> || <code>-mtune=sapphirerapids</code>
 +
|-
 +
| [[LLVM]] || <code>-march=sapphirerapids</code> || <code>-mtune=sapphirerapids</code>
 +
|}
 +
 
 +
=== CPUID ===
 +
{| class="wikitable tc1 tc2 tc3 tc4"
 +
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model
 +
|-
 +
| rowspan="2" | SP || 0 || 0x6 || 0x8 || 0xF
 +
|-
 +
| colspan="4" | Family 6 Model 143
 +
|}
 +
 
 +
== Architecture ==
 +
=== Key changes from {{\\|Ice Lake (server)|Ice Lake}}===
 +
* [[Intel 7]] (from [[10 nm SuperFIN]])
 +
* Core
 +
** {{\\|Sunny Cove}} '''→''' {{\\|Golden Cove}}
 +
* New Integration
 +
** {{intel|Data Streaming Accelerator}} (DSA)
 +
* Memory
 +
** DDR5 (from DDR4)
 +
** Optane DC DIMMs
 +
*** Barlow Pass '''→''' Crow Pass
 +
* I/O
 +
** PCIe Gen 5.0 (from Gen 4.0)
 +
* Platform
 +
** {{intel|Whitley|l=platform}} '''→''' {{intel|Eagle Stream|l=platform}}
 +
 
 +
{{expand list}}
  
−
=== Key changes from {{\\|Tigerlake}}===
+
== See also ==
−
{{future information}}
+
* {{\\|Golden Cove}}

Latest revision as of 23:26, 12 November 2022

Edit Values
Sapphire Rapids µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2023
ProcessIntel 7
Instructions
ISAx86-64
Succession

Sapphire Rapids (SPR) is Intel's successor to Ice Lake, a 7 nm microarchitecture for enthusiasts and servers.

History[edit]

Intel Xeon Roadmap through 2021.

Sapphire Rapids was first announced during the May 2019 Intel Investor Meeting. Sapphire Rapids was planned to succeed Ice Lake in 2021, was however delayed to 2023.

Process Technology[edit]

Sapphire Rapids is planned to be manufactured on the Intel 7 process (previously 10nm Enhanced SuperFin (ESF)).

Compiler support[edit]

Support for Sapphire Rapids was added in LLVM Clang 12 and GCC 11.

Compiler Arch-Specific Arch-Favorable
GCC -march=sapphirerapids -mtune=sapphirerapids
LLVM -march=sapphirerapids -mtune=sapphirerapids

CPUID[edit]

Core Extended
Family 		Family Extended
Model 		Model
SP 0 0x6 0x8 0xF
Family 6 Model 143

Architecture[edit]

Key changes from Ice Lake[edit]

This list is incomplete; you can help by expanding it.

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/sapphire_rapids&oldid=100926"
Facts about "Sapphire Rapids - Microarchitectures - Intel"
RDF feed
codenameSapphire Rapids +
designerIntel +
first launched2023 +
full page nameintel/microarchitectures/sapphire rapids +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameSapphire Rapids +