From WikiChip
Difference between revisions of "intel/core i7/i7-2669m"
(→Graphics) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(8 intermediate revisions by one other user not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i7-2669M}} | {{intel title|Core i7-2669M}} | ||
− | {{ | + | {{chip |
|name=Core i7-2669M | |name=Core i7-2669M | ||
|no image=Yes | |no image=Yes | ||
Line 9: | Line 9: | ||
|s-spec=SR04E | |s-spec=SR04E | ||
|market=Mobile | |market=Mobile | ||
+ | |first announced=2011 | ||
+ | |first launched=2011 | ||
|family=Core i7 | |family=Core i7 | ||
|series=i7-2000 | |series=i7-2000 | ||
Line 16: | Line 18: | ||
|bus links=4 | |bus links=4 | ||
|bus rate=5 GT/s | |bus rate=5 GT/s | ||
+ | |clock multiplier=22 | ||
|cpuid=0x206A7 | |cpuid=0x206A7 | ||
|isa=x86-64 | |isa=x86-64 | ||
Line 27: | Line 30: | ||
|core stepping=J1 | |core stepping=J1 | ||
|process=32 nm | |process=32 nm | ||
+ | |transistors=624,000,000 | ||
|technology=CMOS | |technology=CMOS | ||
|word size=64 bit | |word size=64 bit | ||
Line 44: | Line 48: | ||
|package module 2={{packages/intel/pga-988b}} | |package module 2={{packages/intel/pga-988b}} | ||
}} | }} | ||
+ | '''Core i7-2669M''' is a {{arch|64}} [[dual-core]] performance mobile [[x86]] microprocessor introduced by [[Intel]] in 2011. This processor is manufactured on a [[32 nm process]] based on the {{intel|Sandy Bridge|l=arch}} microarchitecture and operates at 2.2 GHz with a [[TDP]] of 35 W and a {{intel|turbo boost}} frequency of up to ? GHz. The i7-2669M incorporates Intel's {{intel|HD Graphics 3000}} integrated graphics operating at 500 MHz with a burst frequency of 1.1 GHz. This processor supports up to 16 GiB of dual-channel DDR3-1333 memory. | ||
== Cache == | == Cache == | ||
Line 90: | Line 95: | ||
|pcie config 3=1x8+2x4 | |pcie config 3=1x8+2x4 | ||
}} | }} | ||
+ | }} | ||
+ | == Wireless == | ||
+ | {{wireless links | ||
+ | |4g=yes | ||
+ | |wimax=yes | ||
}} | }} | ||
Line 127: | Line 137: | ||
== Features == | == Features == | ||
− | {{x86 features}} | + | {{x86 features |
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=No | ||
+ | |avx=Yes | ||
+ | |avx2=No | ||
+ | |avx512f=No | ||
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |abm=No | ||
+ | |tbm=No | ||
+ | |bmi1=No | ||
+ | |bmi2=No | ||
+ | |fma3=No | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=No | ||
+ | |sha=No | ||
+ | |xop=No | ||
+ | |adx=No | ||
+ | |clmul=Yes | ||
+ | |f16c=No | ||
+ | |tbt1=No | ||
+ | |tbt2=Yes | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |sst=No | ||
+ | |flex=Yes | ||
+ | |fastmem=Yes | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=Yes | ||
+ | |sipp=No | ||
+ | |att=Yes | ||
+ | |ipt=Yes | ||
+ | |tsx=No | ||
+ | |txt=Yes | ||
+ | |ht=Yes | ||
+ | |vpro=Yes | ||
+ | |vtx=Yes | ||
+ | |vtd=Yes | ||
+ | |ept=Yes | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |intqat=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=No | ||
+ | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
+ | }} |
Latest revision as of 15:21, 13 December 2017
Edit Values | |||||||||||
Core i7-2669M | |||||||||||
General Info | |||||||||||
Designer | Intel | ||||||||||
Manufacturer | Intel | ||||||||||
Model Number | i7-2669M | ||||||||||
Part Number | AV8062700851205 | ||||||||||
S-Spec | SR04E | ||||||||||
Market | Mobile | ||||||||||
Introduction | 2011 (announced) 2011 (launched) | ||||||||||
Shop | Amazon | ||||||||||
General Specs | |||||||||||
Family | Core i7 | ||||||||||
Series | i7-2000 | ||||||||||
Locked | Yes | ||||||||||
Frequency | 2,200 MHz | ||||||||||
Bus type | DMI 2.0 | ||||||||||
Bus rate | 4 × 5 GT/s | ||||||||||
Clock multiplier | 22 | ||||||||||
CPUID | 0x206A7 | ||||||||||
Microarchitecture | |||||||||||
ISA | x86-64 (x86) | ||||||||||
Microarchitecture | Sandy Bridge | ||||||||||
Platform | Sandy Bridge M | ||||||||||
Chipset | Cougar Point | ||||||||||
Core Name | Sandy Bridge M | ||||||||||
Core Family | 6 | ||||||||||
Core Model | 42 | ||||||||||
Core Stepping | J1 | ||||||||||
Process | 32 nm | ||||||||||
Transistors | 624,000,000 | ||||||||||
Technology | CMOS | ||||||||||
Word Size | 64 bit | ||||||||||
Cores | 2 | ||||||||||
Threads | 4 | ||||||||||
Max Memory | 16 GiB | ||||||||||
Multiprocessing | |||||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||||
Electrical | |||||||||||
Power (idle) | 3.1 W | ||||||||||
Vcore | 0.3 V-1.52 V | ||||||||||
TDP | 35 W | ||||||||||
Tjunction | 0 °C – 100 °C | ||||||||||
Tstorage | -25 °C – 125 °C | ||||||||||
Packaging | |||||||||||
| |||||||||||
|
Core i7-2669M is a 64-bit dual-core performance mobile x86 microprocessor introduced by Intel in 2011. This processor is manufactured on a 32 nm process based on the Sandy Bridge microarchitecture and operates at 2.2 GHz with a TDP of 35 W and a turbo boost frequency of up to ? GHz. The i7-2669M incorporates Intel's HD Graphics 3000 integrated graphics operating at 500 MHz with a burst frequency of 1.1 GHz. This processor supports up to 16 GiB of dual-channel DDR3-1333 memory.
Cache[edit]
- Main article: Sandy Bridge § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Wireless[edit]
Wireless Communications | ||||
Cellular | ||||
4G |
|
---|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Sandy Bridge (Gen6) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | ✘ | Main | Main, High | Up to 80 Mbps | |||
MPEG-4 AVC (H.264) | Main | 4.1 | Up to 40 Mbps | Main, High | 4.1 | Up to 40 Mbps | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | Up to 40 Mbps |
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Core i7-2669M - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-2669M - Intel#pcie + |
device id | 0x116 + |
has ecc memory support | false + |
integrated gpu | HD Graphics 3000 + |
integrated gpu base frequency | 500 MHz (0.5 GHz, 500,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 1,100 MHz (1.1 GHz, 1,100,000 KHz) + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
max memory channels | 2 + |
supported memory type | DDR3-1333 + and DDR3-1066 + |